PIC18F2331 Datasheet, PDF (319/396 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D

PIC18F2331/2431/4331/4431
RCALL
Relative Call
Syntax:
[ label ] RCALL n
Operands:
-1024 ≤ n ≤ 1023
Operation:
(PC) + 2 → TOS,
(PC) + 2 + 2n → PC
Status Affected: None
Encoding:
1101 1nnn nnnn nnnn
Description:
Subroutine call with a jump up to
1K from the current location. First,
return address (PC+2) is pushed
onto the stack. Then, add the 2’s
complement number ‘2n’ to the PC.
Since the PC will have incremented
to fetch the next instruction, the
new address will be PC+2+2n. This
instruction is a two-cycle instruc-
tion.
Words:
1
Cycles:
2
Q Cycle Activity:
Q1
Q2
Q3
Q4
Decode
No
operation
Read literal
‘n’
Push PC to
stack
No
operation
Process
Data
No
operation
Write to PC
No
operation
Example:
HERE
RCALL Jump
Before Instruction
PC = Address (HERE)
After Instruction
PC = Address (Jump)
TOS = Address (HERE+2)
RESET
Reset
Syntax:
Operands:
[ label ] RESET
None
Operation:
Status Affected:
Encoding:
Description:
Reset all registers and flags that
are affected by a MCLR Reset.
All
0000 0000 1111 1111
This instruction provides a way to
execute a MCLR Reset in software.
Words:
1
Cycles:
1
Q Cycle Activity:
Q1
Decode
Q2
Start
reset
Q3
No
operation
Q4
No
operation
Example:
RESET
After Instruction
Registers = Reset Value
Flags* = Reset Value
 2003 Microchip Technology Inc.
Preliminary
DS39616B-page 317