|
82443LX Datasheet, PDF (72/144 Pages) Intel Corporation – INTEL 440LX AGPSET: 82443LX PCI A.G.P. CONTROLLER (PAC) | |||
|
◁ |
INTEL 82443LX (PAC)
E
3.4.16. MBASEâMEMORY BASE ADDRESS REGISTER (DEVICE 1)
Address Offset:
Default Value:
Access:
20â21h
FFF0h
Read/Write
This register controls the CPU to A.G.P. non-prefetchable memory access routing based on the following
formula:
MEMORY_BASE ⤠address ⤠MEMORY_LIMIT
This register must be initialized by the configuration software. For address decode, address bits A[19:0] are
assumed to be 0. Thus, the bottom of the defined memory address range will be aligned to a 1-MB boundary.
Bit
Description
15:4 Memory Address Base. Corresponds to A[31:20] of the 32-bit memory address. Default=FFFh
3:0 Reserved. Read as 0s.
3.4.17. MLIMITâMEMORY LIMIT ADDRESS REGISTER (DEVICE 1)
Address Offset:
Default Value:
Access:
22â23h
0000h
Read/Write
This register controls the CPU to A.G.P. non-prefetchable memory access routing based on the following
formula:
MEMORY_BASE ⤠address ⤠MEMORY_LIMIT
This register must be initialized by the configuration software. For address decode, address bits A[19:0] are
assumed to be FFFFFh. Thus, the top of the defined memory address range will be at the top of a 1-MB
aligned memory block.
Bit
Description
15:4 Memory Address Limit. Corresponds to A[31:20] of the 32-bit memory address. Default=000h
3:0 Reserved. Read as 0s.
72
|
▷ |