TDA5240 Datasheet, PDF(167/284 Page) Infineon Technologies AG – Enhanced Sensitivity Multi-Channel Quad-Configuration Receiver

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

TDA5240 Datasheet, PDF (167/284 Pages) Infineon Technologies AG – Enhanced Sensitivity Multi-Channel Quad-Configuration Receiver

◁

TDA5240

Appendix

Register Overview

Table 1 Register Overview (contâd)

Register Short Name Register Long Name

Offset Address

A_WURSSIBL2

RSSI Wake-Up Blocking Level Low Channel 2

Register

01FH

A_WURSSIBH2

RSSI Wake-Up Blocking Level High Channel 2

Register

020H

A_WURSSITH3

A_WURSSIBL3

RSSI Wake-Up Threshold for Channel 3 Register 021H

RSSI Wake-Up Blocking Level Low Channel 3

Register

022H

A_WURSSIBH3

RSSI Wake-Up Blocking Level High Channel 3

Register

023H

A_SIGDETSAT

A_WULOT

A_SYSRCTO

A_TOTIM_SYNC

A_TOTIM_TSI

A_TOTIM_EOM

A_AFCLIMIT

A_AFCAGCD

A_AFCSFCFG

A_AFCK1CFG0

A_AFCK1CFG1

A_AFCK2CFG0

A_AFCK2CFG1

A_PMFUDSF

A_AGCSFCFG

A_AGCCFG0

A_AGCCFG1

A_AGCTHR

A_DIGRXC

A_PKBITPOS

A_ISUPFCSEL

A_PDECF

A_PDECSCFSK

A_PDECSCASK

A_MFC

A_SRC

A_EXTSLC

A_SIGDET0

Signal Detector Saturation Threshold Register

Wake-up on Level Observation Time Register

Synchronization Search Time-Out Register

SYNC Timeout Timer Register

TSI Timeout Timer Register

EOM Timeout Timer Register

AFC Limit Configuration Register

AFC/AGC Freeze Delay Register

AFC Start/Freeze Configuration Register

AFC Integrator 1 Gain Register 0

AFC Integrator 1 Gain Register 1

AFC Integrator 2 Gain Register 0

AFC Integrator 2 Gain Register 1

Peak Memory Filter Up-Down Factor Register

AGC Start/Freeze Configuration Register

AGC Configuration Register 0

AGC Configuration Register 1

AGC Threshold Register

Digital Receiver Configuration Register

RSSI Peak Detector Bit Position Register

Image Supression Fc Selection Register

Pre Decimation Factor Register

Pre Decimation Scaling Register FSK Mode

Pre Decimation Scaling Register ASK Mode

Matched Filter Control Register

Sampe Rate Converter NCO Tune

Externel Data Slicer Configuration

Signal Detector Threshold Level Register - Run

Mode

024H

025H

026H

027H

028H

029H

02AH

02BH

02CH

02DH

02EH

02FH

030H

031H

032H

033H

034H

035H

036H

037H

038H

039H

03AH

03BH

03CH

03DH

03EH

03FH

A_SIGDET1

Signal Detector Threshold Level Register -

Wakeup

040H

Page Number

207

207

208

208

208

209

209

210

210

211

211

212

212

213

214

214

215

215

215

216

217

218

219

219

220

221

221

222

222

223

223

223

224

224

Data Sheet

167

V4.0, 2010-02-19

▷