English
Language : 

Z32F0641MCU Datasheet, PDF (157/205 Pages) Zilog, Inc. – High Performance low-power Cortex-M3 core
Z32F0641 Product Specification
MP0.MR MPWM Mode Register
The PWM Operation Mode register is a 16-bit register.
15
14
13
12
11
10
9
8
7
6
5
Motor Pulse Width Modulator
MP0.MR=0x4000_4000
4
3
2
1
0
0
0
0
0
00
0
RW
RW
RW RW
RW
RW
15
MOTORB 0 Motor mode
1 Normal mode
7
UAO
0 Update will be executed at designated timing.
1 Update all duty, period register at once.
When UPDATE set, Duty and Period registers are updated
after two PWM clocks
5
TUP
0 Period, duty values are not updated at every period match.
1 Period, duty values are updated at every period match.
4
BUP
0 Period, duty values are not updated at every bottom match
1 Period, duty values are updated at every bottom match
2
MCHMOD 00 2 channels symmetric mode
1
Duty H decides toggle high/low time of H-ch
Duty L decides toggle high/low time of L-ch
01 1 channel asymmetric mode
Duty H decides toggle high time of H-ch
Duty L decides toggle low time of H-ch
L channel become the inversion of H channel
10 1 channel symmetric mode
Duty H decides toggle high/low time of H-ch
L channel become the inversion of H channel
11 Not valid (same with 00)
0
UPDOWN 0 PWM Up count mode (only available when MOTORB=’1’)
1 PWM Up/Down count mode (This bit should be ‘1’ if
MOTORB=’0’)
After initial PWM period and duty setting is completed, the UAO bit should be set once for updating the setting
value into the internal operating registers. This action will help to transfer the setting data from the user
interface register to the internal operating register. The UAO bit should stay at set state for at least 2-PWM
clock periods. Otherwise, the update command can be missed and the internal registers will keep the previous
data.
MCHMOD in the MP0.MR field is only effective when MOTORB in MP0.MR is a clear “0”. Otherwise, the
MCHMOD field value will be ignored internally and will retain a “00” value.
UPDOWN in the MP0.MR field is only effective when MOTORB in MP0.MR is set to “1”. Otherwise, the
UPDOWN field value will be ignored internally and will retain a “1” value. In the motor mode, the counter is
always an up-down count operation.
PS034404-0417
PRELIMINARY
154