HD64F3687GHV Datasheet, PDF (97/566 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

Section 4 Address Break
Section 4 Address Break
The address break simplifies on-board program debugging. It requests an address break interrupt
when the set break condition is satisfied. The interrupt request is not affected by the I bit of CCR.
Break conditions that can be set include instruction execution at a specific address and a
combination of access and data at a specific address. With the address break function, the
execution start point of a program containing a bug is detected and execution is branched to the
correcting program. Figure 4.1 shows a block diagram of the address break.
Interrupt
generation
control circuit
BARE*
Internal address bus
Comparator
BARH
BDRH
BARL
ABRKCR
ABRKSR
BDRL
Comparator
[Legend]
BARE*, BARH, BARL: Break address registers
BDRH, BDRL:
Break data registers
ABRKCR:
Address break control register
ABRKSR:
Address break status register
Note: * Only provided for microcontrollers that support advanced mode.
Figure 4.1 Block Diagram of Address Break
Interrupt
ABK0001A_000020020200
Rev. 3.00 Sep. 10, 2007 Page 63 of 528
REJ09B0216-0300