HD64F3687GHV Datasheet, PDF (312/566 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

Section 14 Watchdog Timer
14.2.2 Timer Counter WD (TCWD)
TCWD is an 8-bit readable/writable up-counter. When TCWD overflows from H'FF to H'00, the
internal reset signal is generated and the WRST bit in TCSRWD is set to 1. TCWD is initialized to
H'00.
14.2.3 Timer Mode Register WD (TMWD)
TMWD selects the input clock.
Initial
Bit
Bit Name Value R/W Description
7 to 4 
All 1

Reserved
These bits are always read as 1.
3
CKS3
1
R/W Clock Select 3 to 0
2
CKS2
1
R/W Select the clock to be input to TCWD.
1
CKS1
1
R/W 1000: Internal clock: counts on φ/64
0
CKS0
1
R/W 1001: Internal clock: counts on φ/128
1010: Internal clock: counts on φ/256
1011: Internal clock: counts on φ/512
1100: Internal clock: counts on φ/1024
1101: Internal clock: counts on φ/2048
1110: Internal clock: counts on φ/4096
1111: Internal clock: counts on φ8192
0XXX: WDT dedicated internal oscillator
For the overflow periods of the WDT dedicated internal
oscillator, see section 22, Electrical Characteristics.
[Legend] X: Don't care.
Rev. 3.00 Sep. 10, 2007 Page 278 of 528
REJ09B0216-0300