HD64F3687GHV Datasheet, PDF (299/566 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents

Section 13 Timer Z
13.5 Interrupts
There are three kinds of timer Z interrupt sources; input capture/compare match, overflow, and
underflow. An interrupt is requested when the corresponding interrupt request flag is set to 1 while
the corresponding interrupt enable bit is set to 1.
13.5.1 Status Flag Set Timing
1. IMF Flag Set Timing: The IMF flag is set to 1 by the compare match signal that is generated
when the GR matches with the TCNT. The compare match signal is generated at the last state
of matching (timing to update the counter value when the GR and TCNT match). Therefore,
when the TCNT and GR matches, the compare match signal will not be generated until the
TCNT input clock is generated. Figure 13.48 shows the timing to set the IMF flag.
φ
TCNT input clock
TCNT
N
N+1
GR
N
Compare match
signal
IMF
ITMZ
Figure 13.48 IMF Flag Set Timing when Compare Match Occurs
Rev. 3.00 Sep. 10, 2007 Page 265 of 528
REJ09B0216-0300