SH7146 Datasheet, PDF (40/1022 Pages) Renesas Technology Corp – 32-Bit RISC Microcomputer SuperH™ RISC engine Family

Table 10.36
Table 10.37
Table 10.38
Table 10.39
Table 10.40
Table 10.41
Table 10.42
Table 10.43
Table 10.44
Table 10.45
Table 10.46
Table 10.47
Table 10.48
Table 10.49
Table 10.50
Table 10.51
Table 10.52
Table 10.53
Table 10.54
Table 10.55
Table 10.56
Table 10.57
Table 10.58
Table 10.59
TIOC4A Output Level Select Function ............................................................ 308
TIOC3D Output Level Select Function ............................................................ 308
TIOC4B Output Level Select Function ............................................................ 309
Output level Select Function............................................................................. 312
Setting of Interrupt Skipping Count by Bits 3ACOR2 to 3ACOR0 ................. 315
Setting of Interrupt Skipping Count by Bits 4VCOR2 to 4VCOR0 ................. 315
Setting of Bits BTE1 and BTE0........................................................................ 318
Register Combinations in Buffer Operation ..................................................... 331
Cascaded Combinations.................................................................................... 335
TICCR Setting and Input Capture Input Pins ................................................... 336
PWM Output Registers and Output Pins .......................................................... 341
Phase Counting Mode Clock Input Pins ........................................................... 345
Up/Down-Count Conditions in Phase Counting Mode 1.................................. 346
Up/Down-Count Conditions in Phase Counting Mode 2.................................. 347
Up/Down-Count Conditions in Phase Counting Mode 3.................................. 348
Up/Down-Count Conditions in Phase Counting Mode 4.................................. 349
Output Pins for Reset-Synchronized PWM Mode ............................................ 352
Register Settings for Reset-Synchronized PWM Mode.................................... 352
Output Pins for Complementary PWM Mode .................................................. 355
Register Settings for Complementary PWM Mode .......................................... 356
Registers and Counters Requiring Initialization ............................................... 362
MTU2 Interrupts............................................................................................... 414
Interrupt Sources and A/D Converter Start Request Signals ............................ 417
Mode Transition Combinations ........................................................................ 447
Section 11 Multi-Function Timer Pulse Unit 2S (MTU2S)
Table 11.1 MTU2S Functions ................................................................................................ 480
Table 11.2 Pin Configuration.................................................................................................. 483
Table 11.3 Register Configuration.......................................................................................... 484
Section 12 Port Output Enable (POE)
Table 12.1 Pin Configuration.................................................................................................. 489
Table 12.2 Pin Combinations.................................................................................................. 490
Table 12.3 Register Configuration.......................................................................................... 491
Table 12.4 Target Pins and Conditions for High-Impedance Control .................................... 510
Table 12.5 Interrupt Sources and Conditions.......................................................................... 514
Section 13 Watchdog Timer (WDT)
Table 13.1 WDT Pin Configuration........................................................................................ 517
Table 13.2 Register Configuration.......................................................................................... 518
Rev. 3.00 May 17, 2007 Page xl of xliv