HD64F2636F20 Datasheet, PDF (352/1512 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2600 Series

Section 9 I/O Ports
H8S/2639, H8S/2638, H8S/2636,
H8S/2630, H8S/2635 Group
9.13.2 Register Configuration
Table 9-24 shows the port J register configuration.
Table 9-24 Port J Registers
Name
Port J data direction register
Port J data register
Port J register
Note: * Lower 16 bits of the address
Abbreviation
PJDDR
PJDR
PORTJ
R/W
W
RW
R
Initial Value
H'00
H'00
Undefined
Address^*
H'FC21
H'FC25
H'FC29
Port J Data Direction Register (PJDDR)
Bit
:
7
6
5
4
3
2
1
0
PJ7DDR PJ6DDR PJ5DDR PJ4DDR PJ3DDR PJ2DDR PJ1DDR PJ0DDR
Initial value :
0
0
0
0
0
0
0
0
R/W
:W
W
W
W
W
W
W
W
PJDDR is an 8-bit write-only register, the individual bits of which specify input or output for the
pins of port J. PJDDR cannot be read. If it is, an undefined value will be read.
PJDDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in
software standby mode.
Port J Data Register (PJDR)
Bit
:
Initial value :
R/W
:
7
PJ7DR
0
R/W
6
PJ6DR
0
R/W
5
PJ5DR
0
R/W
4
PJ4DR
0
R/W
3
PJ3DR
0
R/W
2
PJ2DR
0
R/W
1
PJ1DR
0
R/W
0
PJ0DR
0
R/W
PJDR is an 8-bit readable/writeable register that stores output data for the port J pins (PJ7 to PJ0).
PJDR is initialized to H'00 by a reset and in hardware standby mode. It retains its prior state in
software standby mode.
Page 302 of 1458
REJ09B0103-0800 Rev. 8.00
May 28, 2010