|
MEGA128CAN Datasheet, PDF (284/413 Pages) ATMEL Corporation – Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER | |||
|
◁ |
JTAG Interface and On-chip Debug System
Features
Overview
Test Access Port â TAP
⢠JTAG (IEEE std. 1149.1 Compliant) Interface
⢠Boundary-scan Capabilities According to the IEEE std. 1149.1 (JTAG) Standard
⢠Debugger Access to:
â All Internal Peripheral Units
â Internal and External RAM
â The Internal Register File
â Program Counter
â EEPROM and Flash Memories
⢠Extensive On-chip Debug Support for Break Conditions, Including
â AVR Break Instruction
â Break on Change of Program Memory Flow
â Single Step Break
â Program Memory Break Points on Single Address or Address Range
â Data Memory Break Points on Single Address or Address Range
⢠Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
⢠On-chip Debugging Supported by AVR Studio®
The AVR IEEE std. 1149.1 compliant JTAG interface can be used for:
⢠Testing PCBs by using the JTAG Boundary-scan capability
⢠Programming the non-volatile memories, Fuses and Lock bits
⢠On-chip debugging
A brief description is given in the following sections. Detailed descriptions for Program-
ming via the JTAG interface, and using the Boundary-scan Chain can be found in the
sections âJTAG Programming Overviewâ on page 342 and âBoundary-scan IEEE 1149.1
(JTAG)â on page 290, respectively. The On-chip Debug support is considered being pri-
vate JTAG instructions, and distributed within ATMEL and to selected third party
vendors only.
Figure 141 shows a block diagram of the JTAG interface and the On-chip Debug sys-
tem. The TAP Controller is a state machine controlled by the TCK and TMS signals. The
TAP Controller selects either the JTAG Instruction Register or one of several Data Reg-
isters as the scan chain (Shift Register) between the TDI â input and TDO â output. The
Instruction Register holds JTAG instructions controlling the behavior of a Data Register.
The ID-Register (IDentifier Register), Bypass Register, and the Boundary-scan Chain
are the Data Registers used for board-level testing. The JTAG Programming Interface
(actually consisting of several physical and virtual Data Registers) is used for serial pro-
gramming via the JTAG interface. The Internal Scan Chain and Break Point Scan Chain
are used for On-chip debugging only.
The JTAG interface is accessed through four of the AVRâs pins. In JTAG terminology,
these pins constitute the Test Access Port â TAP. These pins are:
⢠TMS: Test mode select. This pin is used for navigating through the TAP-controller
state machine.
⢠TCK: Test Clock. JTAG operation is synchronous to TCK.
⢠TDI: Test Data In. Serial input data to be shifted in to the Instruction Register or Data
Register (Scan Chains).
⢠TDO: Test Data Out. Serial output data from Instruction Register or Data Register
(Scan Chains).
284 AT90CAN128
4250EâCANâ12/04
|
▷ |