MEGA128CAN Datasheet, PDF (175/413 Pages) ATMEL Corporation – Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER

AT90CAN128
Synchronous Clock Operation
When synchronous mode is used (UMSELn = 1), the XCKn pin will be used as either
clock input (Slave) or clock output (Master). The dependency between the clock edges
and data sampling or data change is the same. The basic principle is that data input (on
RxDn) is sampled at the opposite XCKn clock edge of the edge the data output (TxDn)
is changed.
Figure 85. Synchronous Mode XCKn Timing.
UCPOLn = 1 XCKn
RxDn / TxDn
UCPOLn = 0 XCKn
Sample
RxDn / TxDn
Sample
Serial Frame
Frame Formats
The UCPOLn bit UCRSnC selects which XCKn clock edge is used for data sampling
and which is used for data change. As Figure 85 shows, when UCPOLn is zero the data
will be changed at rising XCKn edge and sampled at falling XCKn edge. If UCPOLn is
set, the data will be changed at falling XCKn edge and sampled at rising XCKn edge.
A serial frame is defined to be one character of data bits with synchronization bits (start
and stop bits), and optionally a parity bit for error checking.
The USARTn accepts all 30 combinations of the following as valid frame formats:
• 1 start bit
• 5, 6, 7, 8, or 9 data bits
• no, even or odd parity bit
• 1 or 2 stop bits
A frame starts with the start bit followed by the least significant data bit. Then the next
data bits, up to a total of nine, are succeeding, ending with the most significant bit. If
enabled, the parity bit is inserted after the data bits, before the stop bits. When a com-
plete frame is transmitted, it can be directly followed by a new frame, or the
communication line can be set to an idle (high) state. Figure 86 illustrates the possible
combinations of the frame formats. Bits inside brackets are optional.
Figure 86. Frame Formats
FRAME
(IDLE) St 0 1 2 3 4 [5] [6] [7] [8] [P] Sp1 [Sp2] (St / IDLE)
St
Start bit, always low.
(n) Data bits (0 to 8).
4250E–CAN–12/04
175