English
Language : 

MEGA128CAN Datasheet, PDF (183/413 Pages) ATMEL Corporation – Microcontroller WITH 128K BYTES OF ISP FLASH AND CAN CONTROLLER
AT90CAN128
Receive Complete Flag and
Interrupt
Receiver Error Flags
Parity Checker
The USARTn Receiver has one flag that indicates the Receiver state.
The Receive Complete (RXCn) flag indicates if there are unread data present in the
receive buffer. This flag is one when unread data exist in the receive buffer, and zero
when the receive buffer is empty (i.e., does not contain any unread data). If the Receiver
is disabled (RXENn = 0), the receive buffer will be flushed and consequently the RXCn
bit will become zero.
When the Receive Complete Interrupt Enable (RXCIEn) in UCSRnB is set, the USARTn
Receive Complete interrupt will be executed as long as the RXCn flag is set (provided
that global interrupts are enabled). When interrupt-driven data reception is used, the
receive complete routine must read the received data from UDRn in order to clear the
RXCn flag, otherwise a new interrupt will occur once the interrupt routine terminates.
The USARTn Receiver has three error flags: Frame Error (FEn), Data OverRun (DORn)
and Parity Error (UPEn). All can be accessed by reading UCSRnA. Common for the
error flags is that they are located in the receive buffer together with the frame for which
they indicate the error status. Due to the buffering of the error flags, the UCSRnA must
be read before the receive buffer (UDRn), since reading the UDRn I/O location changes
the buffer read location. Another equality for the error flags is that they can not be
altered by software doing a write to the flag location. However, all flags must be set to
zero when the UCSRnA is written for upward compatibility of future USART implementa-
tions. None of the error flags can generate interrupts.
The Frame Error (FEn) flag indicates the state of the first stop bit of the next readable
frame stored in the receive buffer. The FEn flag is zero when the stop bit was correctly
read (as one), and the FEn flag will be one when the stop bit was incorrect (zero). This
flag can be used for detecting out-of-sync conditions, detecting break conditions and
protocol handling. The FEn flag is not affected by the setting of the USBSn bit in UCS-
RnC since the Receiver ignores all, except for the first, stop bits. For compatibility with
future devices, always set this bit to zero when writing to UCSRnA.
The Data OverRun (DORn) flag indicates data loss due to a receiver buffer full condi-
tion. A Data OverRun occurs when the receive buffer is full (two characters), it is a new
character waiting in the Receive Shift Register, and a new start bit is detected. If the
DORn flag is set there was one or more serial frame lost between the frame last read
from UDRn, and the next frame read from UDRn. For compatibility with future devices,
always write this bit to zero when writing to UCSRnA. The DORn flag is cleared when
the frame received was successfully moved from the Shift Register to the receive buffer.
The Parity Error (UPEn) Flag indicates that the next frame in the receive buffer had a
Parity Error when received. If Parity Check is not enabled the UPEn bit will always be
read zero. For compatibility with future devices, always set this bit to zero when writing
to UCSRnA. For more details see “Parity Bit Calculation” on page 176 and “Parity
Checker” on page 183.
The Parity Checker is active when the high USARTn Parity mode (UPMn1) bit is set.
Type of Parity Check to be performed (odd or even) is selected by the UPMn0 bit. When
enabled, the Parity Checker calculates the parity of the data bits in incoming frames and
compares the result with the parity bit from the serial frame. The result of the check is
stored in the receive buffer together with the received data and stop bits. The Parity
Error (UPEn) flag can then be read by software to check if the frame had a Parity Error.
The UPEn bit is set if the next character that can be read from the receive buffer had a
Parity Error when received and the Parity Checking was enabled at that point (UPMn1 =
1). This bit is valid until the receive buffer (UDRn) is read.
4250E–CAN–12/04
183