AMD-K6-2E Datasheet, PDF (5/332 Pages) Advanced Micro Devices – AMD-K6™-2E Embedded Processor

22529B/0—January 2000
Preliminary Information
AMD-K6™-2E Processor Data Sheet
Contents
Revision History.......................................................................... xv
About this Data Sheet...............................................................xvii
Overview ................................................................................. xvii
1 AMD-K6™-2E Processor .............................................................. 1
1.1 AMD-K6™-2E Embedded Processor Features ......................... 2
1.2 Process Technology..................................................................... 4
1.3 Super7™ Platform Initiative ..................................................... 4
2 Internal Architecture .................................................................. 7
2.1 AMD-K6™-2E Processor Microarchitecture Overview ........... 7
2.2 Cache, Instruction Prefetch, and Predecode Bits.................. 12
2.3 Instruction Fetch and Decode ................................................. 13
2.4 Centralized Scheduler .............................................................. 17
2.5 Execution Units......................................................................... 18
2.6 Branch-Prediction Logic........................................................... 20
3 Software Environment ............................................................... 23
3.1 Registers .................................................................................... 23
3.2 Model-Specific Registers (MSR) ............................................. 40
3.3 Memory Management Registers.............................................. 47
3.4 Paging......................................................................................... 49
3.5 Descriptors and Gates .............................................................. 52
3.6 Exceptions and Interrupts ....................................................... 55
3.7 Instructions Supported by the AMD-K6™-2E Processor ...... 56
4 Logic Symbol Diagram ............................................................... 83
5 Signal Descriptions .................................................................... 85
5.1 Signal Terminology................................................................... 85
5.2 A20M# (Address Bit 20 Mask) ................................................. 86
5.3 A[31:3] (Address Bus)............................................................... 87
5.4 ADS# (Address Strobe) ............................................................ 88
5.5 ADSC# (Address Strobe Copy) ................................................ 88
5.6 AHOLD (Address Hold) ........................................................... 89
5.7 AP (Address Parity).................................................................. 90
5.8 APCHK# (Address Parity Check)............................................ 91
5.9 BE[7:0]# (Byte Enables) ........................................................... 92
5.10 BF[2:0] (Bus Frequency) .......................................................... 93
5.11 BOFF# (Backoff) ....................................................................... 94
5.12 BRDY# (Burst Ready)............................................................... 95
5.13 BRDYC# (Burst Ready Copy) .................................................. 96
5.14 BREQ (Bus Request)................................................................. 96
5.15 CACHE# (Cacheable Access) .................................................. 97
5.16 CLK (Clock) ............................................................................... 97
5.17 D/C# (Data/Code) ...................................................................... 98
5.18 D[63:0] (Data Bus)..................................................................... 99
5.19 DP[7:0] (Data Parity).............................................................. 100
5.20 EADS# (External Address Strobe)........................................ 101
Contents
v