|
AMD-K6-2E Datasheet, PDF (214/332 Pages) Advanced Micro Devices – AMD-K6™-2E Embedded Processor | |||
|
◁ |
AMD-K6â¢-2E Processor Data Sheet
Preliminary Information
22529B/0âJanuary 2000
The following list corresponds to the items in Figure 77 on page
195:
1. CD Bit of CR0âWhen the Cache Disable (CD) bit within
control register 0 (CR0) is 1, the cache fill mechanism for
both reads and writes is disabled, and write allocate does
not occur.
2. PCD SignalâWhen the PCD (page cache disable) signal is
driven High, caching for that page is disabled even if KEN#
is sampled asserted, and write allocate does not occur.
3. CI Bit of TR12âWhen the cache inhibit bit of test register 12
is 1, L1 cache fills are disabled, and write allocate does not
occur.
4. UC or WCâIf a pending write cycle addresses a region of
memory defined as write combinable or uncacheable by an
MTRR, write allocates are not performed in that region.
5. Write to a Cacheable Page (CCR)âA write allocate is
performed if the processor knows that a page is cacheable.
The CCR is used to store the page address of the last cache
fill for a read miss. See âWrite to a Cacheable Pageâ on page
193 for a detailed description of this condition.
6. Write to a SectorâA write allocate is performed if the
address of a pending write cycle matches the tag address of a
valid cache sector, but the addressed cache line within the
sector is invalid. See âWrite to a Sectorâ on page 193 for a
detailed description of this condition.
7. Less Than Limit (WAELIM)âThe write allocate limit
mechanism determines if the memory area being addressed
is less than the limit set in the WAELIM field of WHCR. If
the address is less than the limit, write allocate for that
memory address is performed as long as conditions 8
through 10 do not prevent write allocate (even if conditions
8 and 10 attempt to prevent write allocate, condition 5 or 6
allows write allocates to occur).
8. Between 640 Kbytes and 1 Mbyte âWrite allocate is not
performed in the memory area between 640 Kbytes and 1
Mbyte. It is not considered safe to perform write allocations
between 640 Kbytes and 1 Mbyte (000A_0000h to
000F_FFFFh) because this area of memory is considered a
noncacheable region of memory (even if condition 8
attempts to prevent write allocate, condition 5 or 6 allows
write allocate to occur).
196
Cache Organization
Chapter 8
|
▷ |