|
PIC18F6525_13 Datasheet, PDF (312/400 Pages) Microchip Technology – 64/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with A/D | |||
|
◁ |
PIC18F6525/6621/8525/8621
SUBWFB
Subtract W from f with Borrow
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Q1
Decode
[ label ] SUBWFB f [,d [,a]
0 ï£ f ï£ 255
d ï [0,1]
a ï [0,1]
(f) â (W) â (C) ï®ï dest
N, OV, C, DC, Z
0101 10da ffff ffff
Subtract W and the Carry flag (borrow)
from register âfâ (2âs complement method).
If âdâ is â0â, the result is stored in W. If âdâ is
â1â, the result is stored back in register âfâ
(default). If âaâ is â0â, the Access Bank will
be selected, overriding the BSR value. If
âaâ is â1â, then the bank will be selected as
per the BSR value (default).
1
1
Q2
Read
register âfâ
Q3
Process
Data
Q4
Write to
destination
Example 1:
SUBWFB REG, 1, 0
Before Instruction
REG =
W
=
C
=
After Instruction
REG =
W
=
C
=
Z
=
N
=
0x19
0x0D
1
0x0C
0x0D
1
0
0
(0001 1001)
(0000 1101)
(0000 1011)
(0000 1101)
; result is positive
Example 2:
SUBWFB REG, 0, 0
Before Instruction
REG =
W
=
C
=
After Instruction
REG =
W
=
C
=
Z
=
N
=
0x1B
0x1A
0
0x1B
0x00
1
1
0
(0001 1011)
(0001 1010)
(0001 1011)
; result is zero
Example 3:
SUBWFB REG, 1, 0
Before Instruction
REG =
W
=
C
=
After Instruction
REG =
0x03
0x0E
1
0xF5
W
= 0x0E
C
=0
Z
=0
N
=1
(0000 0011)
(0000 1101)
(1111 0100)
; [2âs comp]
(0000 1101)
; result is negative
SWAPF
Syntax:
Operands:
Operation:
Status Affected:
Encoding:
Description:
Words:
Cycles:
Q Cycle Activity:
Q1
Decode
Swap f
[ label ] SWAPF f [,d [,a]
0 ï£ f ï£ 255
d ï [0,1]
a ï [0,1]
(f<3:0>) ï® dest<7:4>;
(f<7:4>) ï® dest<3:0>
None
0011 10da ffff ffff
The upper and lower nibbles of register
âfâ are exchanged. If âdâ is â0â, the result
is placed in W. If âdâ is â1â, the result is
placed in register âfâ (default). If âaâ is â0â,
the Access Bank will be selected,
overriding the BSR value. If âaâ is â1â,
then the bank will be selected as per
the BSR value (default).
1
1
Q2
Read
register âfâ
Q3
Process
Data
Q4
Write to
destination
Example:
SWAPF REG, 1, 0
Before Instruction
REG =
After Instruction
REG =
0x53
0x35
DS39612C-page 312
ï£ 2003-2013 Microchip Technology Inc.
|
▷ |