PIC18F6525_13 Datasheet, PDF (272/400 Pages) Microchip Technology – 64/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with A/D

PIC18F6525/6621/8525/8621
FIGURE 24-4:
TABLE WRITE (WRTn) DISALLOWED
Register Values
TBLPTR = 000FFFh
Program Memory
000000h
0007FFh
000800h
PC = 003FFEh
TBLWT*
003FFFh
004000h
PC = 008FFEh
TBLWT*
007FFFh
008000h
00BFFFh
00C000h
00FFFFh
Configuration Bit Settings
WRTB,EBTRB = 11
WRT0,EBTR0 = 01
WRT1,EBTR1 = 11
WRT2,EBTR2 = 11
WRT3,EBTR3 = 11
Results: All table writes disabled to Block n whenever WRTn = 0.
FIGURE 24-5:
EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED
Register Values
TBLPTR = 000FFFh
PC = 004FFEh
Program Memory
000000h
0007FFh
000800h
TBLRD*
003FFFh
004000h
Configuration Bit Settings
WRTB,EBTRB = 11
WRT0,EBTR0 = 10
WRT1,EBTR1 = 11
007FFFh
008000h
WRT2,EBTR2 = 11
00BFFFh
00C000h
WRT3,EBTR3 = 11
00FFFFh
Results: All table reads from external blocks to Block n are disabled whenever EBTRn = 0.
TABLAT register returns a value of ‘0’.
DS39612C-page 272
 2003-2013 Microchip Technology Inc.