English
Language : 

80KSBR200 Datasheet, PDF (94/172 Pages) Integrated Device Technology – sRIO SERIAL BUFFER FLOW-CONTROL DEVICE
IDT 80KSBR200
Notes
Name: CONFIG_REG_QBIST Address: 0x180CC
Advanced Datasheet*
Bit
Field Name
Type
Reset
Value
Comment
0
-
1
QBIST_EN
RW
2
I2C_MEM_EN
RW
7:3
23:8
-
QBIST_ERR_CNT RC
24
-
25
QBIST_PASS
RC
0
1b0
1b0
0
16h0
0
1b1
Reserved
QBIST Enable;
This bit is R/W and must stay high during QBIST. Changing
from 0 to 1 will reset bits 23:8 and 25.
I2C Memory Access Enable;
Bits 1 and 2 are XOR
Reserved
QBIST Error Counter
Block 7 - 0
Reserved
QDR Memory BIST Pass
31:26 -
0
Reserved
Table 62 QBIST Control Register
Note:
QBIST will start once QBIST enable changes from 0 to 1 and stop when QBIST enable changes from1 to 0.
2:1) Bits 1 and 2 are exclusive of each other.
23:8) The error counter will wrap around once saturated. The user may check this counter against a timer to
determine the bit error rate.
8.2.11 JTAG Device ID Register
JTAG Device Identification register is provided for use with identifying the device. The content is duplicated here to
allow access from all available access ports.
Name: JTAG_DEVICE_ID
Address: 0x180D0
Bit
Field Name
0
STDRD_BIT
11:1 IDT_JTAG_ID
27:12 IDT_PART_NUM
31:28 IDT_VER_NUM
Type
Reset
Value
Comment
HW
0b1
Standard Bit:
Standard bit[0] = 1 per IEEE-2001.
HW
0x033 IDT JTAG Identification:
JTAG Vendor ID for IDT.
HW
0x04F0 IDT JTAG Part Number:
JTAG Device ID for SerB.
0x4F0 - sRIO / 18Meg
0x4F1 - sRIO / 9Meg
HW
0x0
IDT Version Number:
Version number of SerB = 0.
Table 63 JTAG Device ID Register
8.2.12 Case Scenario Configuration Registers
Case scenarios are used to generate sRIO outgoing packet headers when the SerB initiates a packet. In the case of
response packets, the incoming packet is used instead. A complete description is provided in the Case Scenario section.
These registers are read/write from any of the access ports. The default values are functionally don’t care, since they
cannot be used until programmed.
94 of 172
March 19, 2007
„2005 Integrated Device Technology, Inc. All rights reserved. Advanced Datasheet for informational purposes only. Product specifications subject to change without notice.NOT AN OFFER FOR SALE The information presented herein is subject to a
Non-Disclosure Agreement (NDA) and is for planning purposes only. Nothing contained in this presentation, whether verbal or written, is intended as, or shall have the effect of, a sale or an offer for sale that creates a contractual power of acceptance.