English
Language : 

80KSBR200 Datasheet, PDF (159/172 Pages) Integrated Device Technology – sRIO SERIAL BUFFER FLOW-CONTROL DEVICE
IDT 80KSBR200
M22
Q16
M21
Q17
L21
Q18
L22
Q19
K21
Q20
K22
Q21
J21
Q22
J22
Q23
L18
Q24
L19
Q25
H21
Q26
H22
Q27
G21
Q28
G22
Q29
K18
Q30
K19
Q31
H19
Q32
J19
Q33
J18
Q34
G19
Q35
AA17
AB18
QDRA
QDRB
QDR SRAM
Data Out 16
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 17
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 18
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 19
(VDDQ, GND) / CMOS Output
QDR SRAM-
Data Out 20
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 21
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 22
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 23
(VDDQ, GND) / CMOS Output
QDRSRAM
Data Out 24
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 25
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 26
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 27
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 28
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 29
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 30
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 31
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 32
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 33
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 34
(VDDQ, GND) / CMOS Output
QDR SRAM
Data Out 35
(VDDQ, GND) / CMOS Output
QDR Mem Size (VDD, GND) / CMOS Input
QDR Mem Size (VDD, GND) / CMOS Input
Advanced Datasheet*
The QDR Output Data Bus 16
The QDR Output Data Bus 17
The QDR Output Data Bus 18
The QDR Output Data Bus 19
The QDR Output Data Bus 20
The QDR Output Data Bus 21
The QDR Output Data Bus 22
The QDR Output Data Bus 23
The QDR Output Data Bus 24
The QDR Output Data Bus 25
The QDR Output Data Bus 26
The QDR Output Data Bus 27
The QDR Output Data Bus 28
The QDR Output Data Bus 29
The QDR Output Data Bus 30
The QDR Output Data Bus 31
The QDR Output Data Bus 32
The QDR Output Data Bus 33
The QDR Output Data Bus 34
The QDR Output Data Bus 35
Reserved and should be tied to Ground.
Specifies what size QDR SRAM is connected externally.
0 = 16 address lines are active (36M QDR2 B4 SRAM)
1 = 17 address lines are active (72M QDR2 B4 SRAM)
159 of 172
March 19, 2007
„2005 Integrated Device Technology, Inc. All rights reserved. Advanced Datasheet for informational purposes only. Product specifications subject to change without notice.NOT AN OFFER FOR SALE The information presented herein is subject to a
Non-Disclosure Agreement (NDA) and is for planning purposes only. Nothing contained in this presentation, whether verbal or written, is intended as, or shall have the effect of, a sale or an offer for sale that creates a contractual power of acceptance.