English
Language : 

MB86296 Datasheet, PDF (48/352 Pages) Fujitsu Component Limited. – PCI Graphics Controller Specification
FUJITSU LIMITED PRELIMINARY AND CONFIDENTIAL
110b PCI to PCI (PCI Master read/write). This mode is effectively a PCI to PCI DMA. Data is
read from a source address in PCI data space into a temporary buffer from where it is
written to the destination address, also in PCI data space.
111b Reserved.
The figure below illustrates a PCI to Coral (Master Read) transfer. The Host CPU will program up the
BCU registers (using normal PCI Slave writes) and trigger the transfer. The Coral then reads data from
the source memory as a PCI Master and writes to the destination inside the Coral.
Memory
(PCI Slave)
Coral PA
2) Master Read
from source
PCI Bus
3) Onward transfer
RAM to destination
BCU Internal Bus
Host CPU
(PCI Master)
1) Slave Write to
setup transfer
All other BCU transfers use the BCU RAM in a similar way but with source/destination dependent on
transfer type.
4.2.2 Burst Controller Control/Status
All setup/control and status for the burst controller can be done through registers. These provide ways
of specifying the parameters for a burst (source/destination address, address increment (or not) and
burst/transfer size. In addition, a transfer can be started/paused/aborted and also its progress
monitored using the enable and status registers.
The key status indicators are Burst Complete and Transfer Complete, which become active at the end
of each burst/transfer respectively. These may either be active high or toggle state at the end of each
burst/transfer. When active high they will have to be cleared after each burst/transfer. This may be
done using a clear on read mode (default) or by manually writing to the appropriate register.
The burst/transfer complete indications are also available though the main interrupt status register
(IST) and can trigger the main external interrupt (XINT). If being used for this they must be configured
as active high (ie. not toggle mode). In addition burst/transfer complete can be made available as
external signals (BC/TC) for connection directly to an external device (eg. through some form of GPIO
or interrupt).
Normally a transfer will be configured and enabled using internal registers. However it is possible to
configure the transfer but not actually start it. An external signal (BEN) can then be used to trigger the
MB86296S<Coral-PA>
38
Specification Manual Rev0.1