AMIC110 Datasheet, PDF (89/214 Pages) Texas Instruments – Sitara Processors

www.ti.com
VDDS_RTC
RTC_PWRONRSTn
PMIC_POWER_EN
All 1.8-V Supplies
VDDS_DDR
I/O 3.3-V Supplies
VDD_CORE, VDD_MPU
PWRONRSTn
AMIC110
SPRS971A – AUGUST 2016 – REVISED SEPTEMBER 2016
1.8 V
1.8 V
1.8 V
1.8 V
1.8 V/1.5 V/1.35 V
3.3 V
1.1 V
CLK_M_OSC
A. RTC_PWRONRSTn should be asserted for at least 1 ms to provide enough time for the internal RTC LDO output to
reach a valid level before RTC reset is released.
B. When using the ZCZ package option, VDD_MPU and VDD_CORE power inputs may be powered from the same
source if the application only uses operating performance points (OPPs) that define a common power supply voltage
for VDD_MPU and VDD_CORE. The ZCE package option has the VDD_MPU domain merged with the VDD_CORE
domain.
C. If a USB port is not used, the respective VDDA1P8V_USB terminal may be connected to any 1.8-V power supply and
the respective VDDA3P3V_USB terminal may be connected to any 3.3-V power supply. If the system does not have a
3.3-V power supply, the VDDA3P3V_USB terminal may be connected to ground.
D. If the system uses mDDR or DDR2 memory devices, VDDS_DDR can be ramped simultaneously with the other 1.8-V
I/O power supplies.
E. VDDS_RTC can be ramped independent of other power supplies if PMIC_POWER_EN functionality is not required. If
VDDS_RTC is ramped after VDD_CORE, there might be a small amount of additional leakage current on
VDD_CORE. The power sequence shown provides the lowest leakage option.
F. To configure VDDSHVx [1-6] as 1.8 V, power up the respective VDDSHVx [1-6] to 1.8 V following the recommended
sequence. To configure VDDSHVx [1-6] as 3.3 V, power up the respective VDDSHVx [1-6] to 3.3 V following the
recommended sequence.
Figure 6-2. Preferred Power-Supply Sequencing With Dual-Voltage I/Os Configured as 3.3 V
Copyright © 2016, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AMIC110
Power and Clocking
89