AMIC110 Datasheet, PDF (126/214 Pages) Texas Instruments – Sitara Processors

AMIC110
SPRS971A – AUGUST 2016 – REVISED SEPTEMBER 2016
www.ti.com
GPMC_FCLK
gpmc_clk
gpmc_csn[x]
gpmc_a[27:17]
gpmc_be0n_cle
gpmc_be1n
gpmc_advn_ale
gpmc_oen
gpmc_ad[15:0]
FA9
FA10
FA10
FA3
FA12
FA13
FA29
Address (LSB)
FA1
FA5
Address (MSB)
FA0
Valid
FA0
Valid
FA4
FA37
Data IN
Data IN
gpmc_wait[x]
A. In gpmc_csn[x], x is equal to 0, 1, 2, 3, 4, or 5. In gpmc_wait[x], x is equal to 0 or 1.
B. FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC
functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data will be internally
sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field.
C. GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
Figure 7-12. GPMC and Multiplexed NOR Flash—Asynchronous Read—Single Word
126 Peripheral Information and Timings
Submit Documentation Feedback
Product Folder Links: AMIC110
Copyright © 2016, Texas Instruments Incorporated