C8051F52X_12 Datasheet, PDF (11/221 Pages) Silicon Laboratories – 8/4/2 kB ISP Flash MCU Family

C8051F52x/F53x
SFR Definition 13.13. P0SKIP: Port0 Skip .................................................................. 134
SFR Definition 13.14. P1MAT: Port1 Match ............................................................... 134
SFR Definition 13.15. P1MASK: Port1 Mask .............................................................. 134
SFR Definition 14.1. OSCICN: Internal Oscillator Control .......................................... 137
SFR Definition 14.2. OSCICL: Internal Oscillator Calibration ..................................... 138
SFR Definition 14.3. OSCIFIN: Internal Fine Oscillator Calibration ............................ 138
SFR Definition 14.4. OSCXCN: External Oscillator Control ........................................ 142
SFR Definition 14.5. CLKSEL: Clock Select ............................................................... 143
SFR Definition 15.1. SCON0: Serial Port 0 Control .................................................... 149
SFR Definition 15.2. SBUF0: Serial (UART0) Port Data Buffer .................................. 150
SFR Definition 16.1. SPI0CFG: SPI0 Configuration ................................................... 157
SFR Definition 16.2. SPI0CN: SPI0 Control ............................................................... 158
SFR Definition 16.3. SPI0CKR: SPI0 Clock Rate ....................................................... 159
SFR Definition 16.4. SPI0DAT: SPI0 Data ................................................................. 160
SFR Definition 17.1. LINADDR: Indirect Address Register ......................................... 172
SFR Definition 17.2. LINDATA: LIN Data Register ..................................................... 172
SFR Definition 17.3. LINCF Control Mode Register ................................................... 173
SFR Definition 17.4. LIN0DT1: LIN0 Data Byte 1 ....................................................... 174
SFR Definition 17.5. LIN0DT2: LIN0 Data Byte 2 ....................................................... 175
SFR Definition 17.6. LIN0DT3: LIN0 Data Byte 3 ....................................................... 175
SFR Definition 17.7. LIN0DT4: LIN0 Data Byte 4 ....................................................... 175
SFR Definition 17.8. LIN0DT5: LIN0 Data Byte 5 ....................................................... 176
SFR Definition 17.9. LIN0DT6: LIN0 Data Byte 6 ....................................................... 176
SFR Definition 17.10. LIN0DT7: LIN0 Data Byte 7 ..................................................... 176
SFR Definition 17.11. LIN0DT8: LIN0 Data Byte 8 ..................................................... 176
SFR Definition 17.12. LIN0CTRL: LIN0 Control Register ........................................... 177
SFR Definition 17.13. LIN0ST: LIN0 STATUS Register ............................................. 178
SFR Definition 17.14. LIN0ERR: LIN0 ERROR Register ............................................ 179
SFR Definition 17.15. LIN0SIZE: LIN0 Message Size Register .................................. 180
SFR Definition 17.16. LIN0DIV: LIN0 Divider Register ............................................... 180
SFR Definition 17.17. LIN0MUL: LIN0 Multiplier Register .......................................... 181
SFR Definition 17.18. LIN0ID: LIN0 ID Register ......................................................... 181
SFR Definition 18.1. TCON: Timer Control ................................................................. 186
SFR Definition 18.2. TMOD: Timer Mode ................................................................... 187
SFR Definition 18.3. CKCON: Clock Control .............................................................. 188
SFR Definition 18.4. TL0: Timer 0 Low Byte ............................................................... 189
SFR Definition 18.5. TL1: Timer 1 Low Byte ............................................................... 189
SFR Definition 18.6. TH0: Timer 0 High Byte ............................................................. 189
SFR Definition 18.7. TH1: Timer 1 High Byte ............................................................. 189
SFR Definition 18.8. TMR2CN: Timer 2 Control ......................................................... 193
SFR Definition 18.9. TMR2RLL: Timer 2 Reload Register Low Byte .......................... 194
SFR Definition 18.10. TMR2RLH: Timer 2 Reload Register High Byte ...................... 194
SFR Definition 18.11. TMR2L: Timer 2 Low Byte ....................................................... 194
SFR Definition 18.12. TMR2H Timer 2 High Byte ....................................................... 194
SFR Definition 19.1. PCA0CN: PCA Control .............................................................. 206
Rev. 1.4
11