 English |
|
|
|
|
|
|
|
| HD64F7144F50V Datasheet, PDF (826/932 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents | |||
| |||
| ◁ |
26. Electrical Characteristics
T1
TW
TW
TWO
T2
CK
A21 to A0
CSn
RD
(read)
D31 to D0
(read)
WRx
(write)
D31 to D0
(write)
WAIT
tWTS tWTH
tWTS tWTH
DACKn
Note: tRDH is specified from the negate timing of A21 to A0, CSn, or RD, whichever is first.
Figure 26.11 Basic Cycle (Two Software Waits + Waits by WAIT Signal)
Rev.4.00 Mar. 27, 2008 Page 780 of 882
REJ09B0108-0400
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese