PIC18F44J50-I Datasheet, PDF (550/562 Pages) Microchip Technology – 28/44-Pin, Low-Power, High-Performance USB Microcontrollers

PIC18F46J50 FAMILY
Flash Program Memory .................................................... 103
Associated Registers ............................................... 112
Control Registers ..................................................... 104
EECON1 and EECON2 ................................... 104
TABLAT (Table Latch) Register ....................... 106
TBLPTR (Table Pointer) Register .................... 106
Erase Sequence ...................................................... 108
Erasing ..................................................................... 108
Memory Write Sequence ......................................... 111
Operation During Code-Protect ............................... 112
Reading .................................................................... 107
Table Pointer
Boundaries Based on Operation ...................... 106
Table Pointer Boundaries ........................................ 106
Table Reads and Table Writes ................................ 103
Write Sequence ....................................................... 109
Writing ...................................................................... 109
Unexpected Termination .................................. 112
Write Verify ...................................................... 112
FSCM. See Fail-Safe Clock Monitor.
G
Getting Started Guidelines ........................................... 29, 30
Connection Requirements ......................................... 29
External Oscillator Pins .............................................. 33
ICSP Pins ................................................................... 32
Power Supply Pins ..................................................... 30
Unused I/Os ............................................................... 33
Voltage Regulator Pins (VCAP/VDDCORE) ................... 31
GOTO ............................................................................... 456
H
Hardware Multiplier .......................................................... 113
8 x 8 Multiplication Algorithms ................................. 113
Operation ................................................................. 113
Performance Comparison (table) ............................. 113
High/Low-Voltage Detect ................................................. 395
Applications .............................................................. 399
Associated Registers ............................................... 400
Characteristics ......................................................... 507
Current Consumption ............................................... 397
Effects of a Reset ..................................................... 400
Operation ................................................................. 396
During Sleep .................................................... 400
Setup ........................................................................ 397
Start-up Time ........................................................... 397
Typical Application ................................................... 399
I
I/O Ports ........................................................................... 131
Open-Drain Outputs ................................................. 133
Pin Capabilities ........................................................ 132
TTL Input Buffer Option ........................................... 133
I²C Mode .......................................................................... 288
I²C Mode (MSSP)
Acknowledge Sequence Timing ............................... 316
Associated Registers ............................................... 322
Baud Rate Generator ............................................... 309
Bus Collision
During a Repeated Start Condition .................. 320
During a Stop Condition ................................... 321
Clock Arbitration ....................................................... 311
Clock Stretching ....................................................... 303
10-Bit Slave Receive Mode (SEN = 1) ............ 303
10-Bit Slave Transmit Mode ............................ 303
7-Bit Slave Receive Mode (SEN = 1) .............. 303
7-Bit Slave Transmit Mode .............................. 303
Clock Synchronization and CKP bit ......................... 304
Effects of a Reset .................................................... 317
General Call Address Support ................................. 307
I²C Clock Rate w/BRG ............................................. 310
Master Mode ............................................................ 308
Operation ......................................................... 309
Reception ........................................................ 313
Repeated Start Condition Timing .................... 312
Start Condition Timing ..................................... 311
Transmission ................................................... 313
Multi-Master Communication, Bus Collision
and Arbitration ................................................. 317
Multi-Master Mode ................................................... 317
Operation ................................................................. 293
Read/Write Bit Information (R/W Bit) ............... 293, 296
Registers ................................................................. 288
Serial Clock (SCLx Pin) ........................................... 296
Slave Mode .............................................................. 293
Addressing ....................................................... 293
Addressing Masking Modes
5-Bit ......................................................... 294
7-Bit ......................................................... 295
Reception ........................................................ 296
Transmission ................................................... 296
Sleep Operation ....................................................... 317
Stop Condition Timing ............................................. 316
INCF ................................................................................ 456
INCFSZ ............................................................................ 457
In-Circuit Debugger .......................................................... 434
In-Circuit Serial Programming (ICSP) ...................... 417, 434
Indexed Literal Offset Addressing
and Standard PIC18 Instructions ............................. 482
Indexed Literal Offset Mode ............................................. 482
Indirect Addressing ............................................................ 98
INFSNZ ............................................................................ 457
Initialization Conditions for All Registers ...................... 69–76
Instruction Cycle ................................................................ 82
Clocking Scheme ....................................................... 82
Flow/Pipelining ........................................................... 82
Instruction Set .................................................................. 435
ADDLW .................................................................... 441
ADDWF .................................................................... 441
ADDWF (Indexed Literal Offset Mode) .................... 483
ADDWFC ................................................................. 442
ANDLW .................................................................... 442
ANDWF .................................................................... 443
BC ............................................................................ 443
BCF ......................................................................... 444
BN ............................................................................ 444
BNC ......................................................................... 445
BNN ......................................................................... 445
BNOV ...................................................................... 446
BNZ ......................................................................... 446
BOV ......................................................................... 449
BRA ......................................................................... 447
BSF .......................................................................... 447
BSF (Indexed Literal Offset Mode) .......................... 483
BTFSC ..................................................................... 448
BTFSS ..................................................................... 448
BTG ......................................................................... 449
DS39931D-page 550
 2011 Microchip Technology Inc.