MC68HC08XL36 Datasheet, PDF(326/362 Page) Freescale Semiconductor, Inc – HCMOS Microcontroller Unit

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC68HC08XL36 Datasheet, PDF (326/362 Pages) Freescale Semiconductor, Inc – HCMOS Microcontroller Unit

◁

Speciï¬cations

Freescale Semiconductor, Inc.

Table 6. DC Electrical Characteristics (VDD = 2.0 Vdc Â± 10%)(1)

Characteristic

Symbol

Min

Typ(2)

Max

Unit

Output High Voltage

(ILOAD = â 0.5 mA) all ports

VOH

VDD â 0.4

â

â

V

Output Low Voltage

(ILOAD = 0.4 mA) all ports

VOL

â

â

0.2

V

Input High Voltage

All ports, IRQs, RESET, OSC1

VIH

0.7 x VDD

â

VDD

V

Input Low Voltage

All ports, IRQs, RESET, OSC1

VIL

VSS

â

0.2 x VDD V

VDD Supply Current

Run (3)

Wait (4)

Stop (5)

25Â°C

0Â° to 85Â°

â

â

â

6

mA

â

â

3

mA

IDD

â

â

1

ÂµA

â

â

2

ÂµA

I/O Ports Hi-Z Leakage Current

IIL

â

â

Â± 10

ÂµA

Input Current

IIN

â

â

1

ÂµA

Capacitance

Ports (as Input or Output)

POR ReArm Voltage(6)*

POR Reset Voltage(7)*

COUT

â

CIN

â

VPOR

0

VPORRST

0

â

12

pF

â

8

pF

â

200

mV

700

800

mV

POR Rise Time Ramp Rate(8)

RPOR

0.02

â

â

V/m

s

1. VDD = 2.0 Vdc Â± 10%, VSS = 0 Vdc, TA = TL to TH, unless otherwise noted.

2. Typical values reflect average measurements at midpoint of voltage range, 25Â°C only.

3. Run (operating) IDD measured using external square wave clock source (fosc = 8.4 MHz). All inputs 0.2V from

rail. No dc loads. Less than 100 pF on all outputs. CL = 20 pF on OSC2. All ports configured as inputs. OSC2

capacitance linearly affects run IDD. Measured with all modules enabled.

4. Wait IDD measured using external square wave clock source (fosc = 8.4 MHz). All inputs 0.2V from rail. No dc

loads. Less than 100 pF on all outputs. CL = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance

linearly affects Wait IDD. Measured with PLL enabled.

5. Stop IDD measured with OSC1 = VSS.

6. Maximum is highest voltage that POR is guaranteed.

7. Maximum is highest voltage that POR is possible.

8. If minimum VDD is not reached before the internal POR reset is released, RST must be driven low externally until

minimum VDD is reached.

MC68HC08XL36

326

Specifications

For More Information On This Product,

Go to: www.freescale.com

6-spec_b

MOTOROLA

▷