|
ATMEGA8U2_14 Datasheet, PDF (49/310 Pages) ATMEL Corporation – 125 Powerful Instructions – Most Single Clock Cycle Execution | |||
|
◁ |
ATmega8U2/16U2/32U2
Figure 10-3. MCU Start-up, RESET Extended Externally
VCC
VPOT
RESET
VRST
TIME-OUT
tTOUT
INTERNAL
RESET
10.2.2
External Reset
An External Reset is generated by a low level on the RESET pin. Reset pulses longer than the
minimum pulse width (see âSystem and Reset Characteristicsâ on page 267) will generate a
reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.
When the applied signal reaches the Reset Threshold Voltage â VRST â on its positive edge, the
delay counter starts the MCU after the Time-out period â tTOUT â has expired.
Figure 10-4. External Reset During Operation
CC
49
7799DâAVRâ11/10
|
▷ |