MC908AZ60ACFUER Datasheet, PDF (394/414 Pages) Freescale Semiconductor, Inc – To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

MC68HC908AZ60E
B.4 Additional Status and Control Registers
Selected addresses in the range $FE00 to $FF88 contain additional Status and Control registers as
shown in Figure B-3. A noted exception is the COP Control Register (COPCTL) at address $FFFF.
Differences from the MC68HC908AZ60A are shown in bold text.
Addr.
Register Name
Bit 7
6
5
4
3
$FE00
SIM Break Status Register ^Read:
(SBSR) _Write:
R
R
R
R
R
$FE01
SIM Reset Status Register ^{Read: POR}
(SRSR) _Write:
PIN
COP
ILOP
ILAD
$FE03
SIM Break Flag Control Register ^Read:
(SBFCR) _Write:
BCFE
R
R
R
R
$FE08
FLASH-2 Control Register Read: ⁰
(FL2CR) Write:
0
0
0
HVEN
$FE09
Configuration Write-Once ^Read: EEDIV-
Register (CONFIG-2) _Write: CLK
R
AT60A
R MSCAND
R
$FE0B
Configuration Write-Once ^Read:
Register (CONFIG-3) _Write:
R
R
R
R
R
$FE0C
Break Address Register Low ^Read:
(BRKL) _Write:
Bit 15
14
13
12
11
$FE0D
Break Address Register Low ^Read:
(BRKL) _Write:
Bit 7
6
5
4
3
$FE0E
Break Status and Control ^Read:
Register (BRKSCR) _Write:
BRKE
BRKA
0
0
0
$FE0F
LVI Status Register ^{Read: LVIOUT}
0
0
0
0
(LVISR) _Write:
$FE10
EE1DIV Hi Nonvolatile Register Read:
(EE1DIVHNVR) Write:
EEDIVS-
ECD
R
R
R
R
$FE11
EE1DIV Lo Nonvolatile Register Read:
(EE1DIVLNVR) Write:
EEDIV7
EEDIV6
EEDIV5
EEDIV4
EEDIV3
$FE1A
EE1DIV Divider High Register Read: EEDIVS-
(EE1DIVH) Write: ECD
0
0
0
0
$FE1B
EE1DIV Divider Low Register Read:
(EE1DIVL) Write:
EEDIV7
EEDIV6
EEDIV5
EEDIV4
EEDIV3
$FE1C
EEPROM-1 Nonvolatile Register ^Read:
(EE1NVR) _Write:
UNUSED
UNUSED
UNUSED
EEPRTCT
EEBP3
$FE1D
EEPROM-1 Control Register
(EE1CR)
Read:
Write:
UNUSED
0
EEOFF EERAS1 EERAS0
$FE1F
EEPROM-1 Array Configuration ^{Read: UNUSED}
Register (EE1ACR) _Write:
UNUSED
UNUSED EEPRTCT
EEBP3
2
R
0
R
VERF
R
R
10
2
0
0
EEDIV10
EEDIV2
EEDIV10
EEDIV2
EEBP2
EELAT
EEBP2
1
BW
0
LVI
R
ERASE
R
SPISRD
9
1
0
0
EEDIV9
EEDIV1
EEDIV9
EEDIV1
EEBP1
AUTO
EEBP1
Bit 0
R
0
R
PGM
AZxx
R
Bit 8
Bit 0
0
0
EEDIV8
EEDIV0
EEDIV8
EEDIV0
EEBP0
EEPGM
EEBP0
= Unimplemented
R
= Reserved
Figure B-3. Additional Status and Control Registers (Sheet 1 of 2)
MC68HC908AZ60A • MC68HC908AS60A • MC68HC908AS60E Data Sheet, Rev. 6
394
Freescale Semiconductor