MC908AZ60ACFUER Datasheet, PDF(383/414 Page) Freescale Semiconductor, Inc – To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

MC908AZ60ACFUER Datasheet, PDF (383/414 Pages) Freescale Semiconductor, Inc – To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

◁

Changes from the MC68HC908AS60 and MC68HC908AZ60 (non-A suffix devices)

A.1.4 CONFIG-2

CONFIG-2 register $FE09 has 2 new bits activated. Bit 3 is now a silicon hard set bit, which identifies this

new A-suffix silicon (1) from the previous non-A suffix silicon (0). Bit 7 is now an EEPROM time base

divider clock select bit selecting the reference clock source for the EEPROM time base divider module

(refer to EEPROM changes described above).

A.1.5 Keyboard Interrupt

The keyboard module is now a feature of the MC68HC908AS60A in 64-qfp package whereas previously

it was only a feature of the AZ device. Vector addresses $FFD2 and $FFD3 are now in the AS memory

map in support of this option.

A.1.6 Current Consumption

Current consumption will be significantly lower in many applications. Although maximum specifications

are still very dependent upon fabrication process variation and configuration of the MCU in the target

application, additional values have been added to the IDD specifications to provide typical current

consumption data. Please see Chapter 28 Electrical Specifications for further details.

A.1.7 Illegal Address Reset

Only an opcode fetch from an illegal address will generate an illegal address reset. Data fetches from

unmapped addresses will not generate a reset.

A.1.8 Monitor Mode Entry and COP Disable Voltage

The monitor mode entry and COP disable voltage specifications (VHI) have been increased. Please see

Chapter 28 Electrical Specifications for details.

A.1.9 Low-Voltage Inhibit (LVI)

The Low-Voltage Inhibit (LVI) specifications for trip and recovery voltage (VLVI) have been altered based

upon module performance on silicon. Please see for Chapter 28 Electrical Specifications details.

MC68HC908AZ60A â¢ MC68HC908AS60A â¢ MC68HC908AS60E Data Sheet, Rev. 6

Freescale Semiconductor

383

▷