English
Language : 

UM10430 Datasheet, PDF (778/1164 Pages) NXP Semiconductors – LPC18xx ARM Cortex-M3 microcontroller
UM10430 NXP
Semiconductors
Table
Bit
0
72RS5yX:mD(SbMSSoSAPlPED1)M) bAitCdoenstcrorilpRtDfdRioeoieesrgnasctihebcseilrtveeiperdret.D(cioDeMnMivAeAECFnIRFaOb- laeisd. dWenrheaesbnslet0dhx,iDs4oCR0tbAhh0itFe8aTirswp3Ds0tiRsee2AeDtr4FRtrT3oe(AS4DcFoSe:TRniAPLDveFRe0P1TAD)DC,,DFRD0MT1RAxMA8FDA4TFRxA0TiADxs0DFRCSTRDARv0ARFDS5aTFeAR0PlTsFADu20TeDFR4e/TtRDA1ARDFTFDARTRFADTADFRTFRDATADRF
1
TXDMAE
Transmit DMA Enable. When this bit is set to one 1, DMA 0
for the transmit FIFO is enabled, otherwise transmit DMA
is disabled
31:2 -
Reserved, user software should not write ones to reserved NA
bits. The value read from a reserved bit is not defined.
34.7 Functional description
34.7.1 Texas Instruments synchronous serial frame format
Figure 100 shows the 4-wire Texas Instruments synchronous serial frame format
supported by the SSP module.
CLK
FS
DX/DR
a. Single frame transfer
MSB
LSB
4 to 16 bits
CLK
FS
DX/DR
MSB
LSB
MSB
LSB
4 to 16 bits
4 to 16 bits
b. Continuous/back-to-back frames transfer
Fig 100. Texas Instruments Synchronous Serial Frame Format: a) Single and b) Continuous/back-to-back Two
Frames Transfer
For device configured as a master in this mode, CLK and FS are forced LOW, and the
transmit data line DX is tri-stated whenever the SSP is idle. Once the bottom entry of the
transmit FIFO contains data, FS is pulsed HIGH for one CLK period. The value to be
transmitted is also transferred from the transmit FIFO to the serial shift register of the
transmit logic. On the next rising edge of CLK, the MSB of the 4-bit to 16-bit data frame is
shifted out on the DX pin. Likewise, the MSB of the received data is shifted onto the DR
pin by the off-chip serial slave device.
<Document ID>
User manual
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
© NXP B.V. 2011. All rights reserved.
778 of 1164