UM10430 Datasheet, PDF (369/1164 Pages) NXP Semiconductors – LPC18xx ARM Cortex-M3 microcontroller

UM10430 N_TB0aiX_{bt l}P_{e 3}S_10USe_.yIm_mU2i_Sb0c_Bo.o_6lSn_.4t0Vd_a.at2u_ulusc_ert_Heo_gor_UTDiss_{shSettiesBsmrcbirininoitpteidhtsrioerocusnlpettam(rUeodSdBbeyIN(UsToS)ftBwSaTreSC_wHrhita-inpagdteadrroe2ns0es:t0oLxPit4.C00108x61x4U4)SrBe}^D_g0Ris^AH_t^F_{eoTrsDbtR/iDAt}^DFR_{deTAevDFsiTRccA0RveDriFaR/epOTlADstuiDFReToeTRAtGnAFDTFRRAcTAD/coWDFRcnTRDAeCtARFDsrTFARosTFADlTlDFReTRDArARDFTFDARTRFADTADFRTFRDATADRF}
1
This bit is set by the Host/Device Controller when the cause of an interrupt
is a completion of a USB transaction where the Transfer Descriptor (TD)
has an interrupt on complete (IOC) bit set.
This bit is also set by the Host/Device Controller when a short packet is
detected. A short packet is when the actual number of bytes received was
less than the expected number of bytes.
1
UEI
USB error interrupt (USBERRINT)
0
R/WC
0
This bit is cleared by software writing a one to it.
1
When completion of a USB transaction results in an error condition, this bit
is set by the Host/Device Controller. This bit is set along with the USBINT
bit, if the TD on which the error interrupt occurred also had its interrupt on
complete (IOC) bit set.
2
PCI
Port change detect.
0
R/WC
0
This bit is cleared by software writing a one to it.
1
The Host Controller sets this bit to a one when on any port a Connect
Status occurs, a Port Enable/Disable Change occurs, or the Force Port
Resume bit is set as the result of a J-K transition on the suspended port.
3
FRI
Frame list roll-over
0
R/WC
0
This bit is cleared by software writing a one to it.
1
The Host Controller sets this bit to a one when the Frame List Index rolls
over from its maximum value to zero. The exact value at which the rollover
occurs depends on the frame list size. For example, if the frame list size (as
programmed in the Frame List Size field of the USBCMD register) is 1024,
the Frame Index Register rolls over every time FRINDEX bit 13 toggles.
Similarly, if the size is 512, the Host Controller sets this bit to a one every
time FRINDEX bit 12 toggles (see Section 20.6.6).
4
-
Reserved.
5
AAI
Interrupt on async advance
0
R/WC
0
This bit is cleared by software writing a one to it.
1
System software can force the host controller to issue an interrupt the next
time the host controller advances the asynchronous schedule by writing a
one to the Interrupt on Async Advance Doorbell bit in the USBCMD
register. This status bit indicates the assertion of that interrupt source.
6
-
-
Not used by the Host controller.
0
R/WC
7
SRI
SOF received
0
R/WC
0
This bit is cleared by software writing a one to it.
1
In host mode, this bit will be set every 125 s and can be used by host
controller driver as a time base.
8
-
-
Not used by the Host controller.
-
-
11:9 -
-
Reserved.
<Document ID>
User manual
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
© NXP B.V. 2011. All rights reserved.
369 of 1164