UM10430 Datasheet, PDF (207/1164 Pages) NXP Semiconductors – LPC18xx ARM Cortex-M3 microcontroller

UM10430 NXP Semiconductors
Table 113.
Pin
P4_3
P4_1
PF_8
P7_5
Pins
controlled
Chapter 13:
by the ENAIO0 register
ADC function
ADC0_0
ADC0_1
ADC0_2
ADC0_3
LPC18Dx_2E013^Rx_N^ASF_A^Ty_IO^DsR₀teAD_r^FmR_eTA_gDFCis^TRo_tADenFR_rTtADbrDFRo_iTRA_tlAFDUTFRTnADDFRitTRDA(ARFDSTFARTCFADTDFRUTRDA)ARDFTFDARTRFADTADFRTFRDATADRF
P7_4
ADC0_4
4
PF_10
ADC0_5
5
PB_6
ADC0_6
6
By default, all pins are connected to their digital function 0 and the corresponding ENAIO0
register bit is set to one. In this case, only the digital pad is available.
Before selecting the analog pad by setting the ENAIO0 register bit to zero, the digital pad
must be set as follows using the corresponding SFSP register:
1. Tri-state the output driver by selecting an input at the pinmux e.g. GPIO function in
input mode.
2. Disable the receiver by setting the EZI bit to zero (see Table 111 or Table 112). This is
the default setting.
3. Disable the pull-up resistor by setting the EPUN bit to one, and disable the pull-down
resistor by setting the EPD bit to zero.
Table 114. ADC0 function select register (ENAIO0, address 0x4008 6C88) bit description
Bit Symbol
0 ADC0_0
Value Description
Select ADC0_0
Reset Access
value
0
R/W
0
Analog function ADC0_0 selected on pin P4_3.
1
Digital function selected on pin P4_3.
1 ADC0_1
Select ADC0_1
0
R/W
0
Analog function ADC0_1 selected on pin P4_1.
1
Digital function selected on pin P4_1.
2 ADC0_2
Select ADC0_2
0
R/W
0
Analog function ADC0_2 selected on pin PF_8.
1
Digital function selected on pin PF_8.
3 ADC0_3
Select ADC0_3
0
R/W
0
Analog function ADC0_3 selected on pin P7_5.
1
Digital function selected on pin P7_5.
4 ADC0_4
Select ADC0_4
0
R/W
0
Analog function ADC0_4 selected on pin P7_4.
1
Digital function selected on pin P7_4.
5 ADC0_5
Select ADC0_5
0
R/W
0
Analog function ADC0_5 selected on pin PF_10.
1
Digital function selected on pin PF_10.
<Document ID>
User manual
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
© NXP B.V. 2011. All rights reserved.
207 of 1164