UM10430 Datasheet, PDF (227/1164 Pages) NXP Semiconductors – LPC18xx ARM Cortex-M3 microcontroller

UM10430 NXP Semi1c4o.n4d.1uctT_T0Bo_aiibmrt s_{lee1r3IS50Ny.VmCTdbieAmosPlcerr0ip0_tCi0oAnVcPaa0lu_pe0CtcuharapepDItnuteviernseercrpti1rniiu4nppp:ttuiuLotmtnPmuCu1lltti8ippxlexlxeGexrleo(CrbAa(PlCI0nDA_}^Rp_0P^Au_{_}^F_{0ItTN_MD, 0RauAd_}^DlFt_d^R_IiTNr^Ap_{eDFls)eTRsAxDFeR0TADxrDFR4ATR0}^ArA₀^FDrTF_{CRaTADRvy7DFRae0TR(DAlsG0uARFDe0eTFARIt)MTFADb}^TDFRA_{iTRDAt)ARDFTFDARTRFADTADFRTFRDATADRF}
0
Not inverted.
1
Input inverted.
1
EDGE
Enable rising edge detection
0
No edge detection.
1
Rising edge detection enabled.
2
SYNCH
Enable synchronization
0
Disable synchronization.
1
Enable synchronization.
3
PULSE
Enable single pulse generation.
0
Disable single pulse generation.
1
Enable single pulse generation.
7:4 SELECT
Select input. Values 0x3 to 0xF are reserved.
0x0
CTIN_0
0x1
Reserved
0x2
T0_CAP0
31:8 -
Reserved
14.4.2 Timer 0 CAP0_1 capture input multiplexer (CAP0_1_IN)
Table 136. Timer 0 CAP0_1 capture input multiplexer (CAP0_1_IN, address 0x400C 7004) bit
description
Bit Symbol Value
0
INV
Description
Invert input
Reset
value
0
Not inverted.
1
Input inverted.
1
EDGE
Enable rising edge detection
0
No edge detection.
1
Rising edge detection enabled.
2
SYNCH
Enable synchronization
0
Disable synchronization.
1
Enable synchronization.
3
PULSE
Enable single pulse generation.
0
Disable single pulse generation.
1
Enable single pulse generation.
7:4 SELECT
Select input. Values 0x3 to 0xF are reserved.
0x0
CTIN_1
<Document ID>
User manual
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
© NXP B.V. 2011. All rights reserved.
227 of 1164