UM10430 Datasheet, PDF (754/1164 Pages) NXP Semiconductors – LPC18xx ARM Cortex-M3 microcontroller

UM10430 NXP
Table
Bit
4
6^S9_LS9M^e_y:m^m_SUbⁱAo^c_lR^oTⁿ1^dM^uoV^cdae^t_l^o_ume^rC^so_LTtrmDeeon_heascoets_terr_{ipkncoimvibgrn}l_{eiao.gpRrcd.SteskeiIeont}g_maMrpniits_aeuolt_lo.tde_doTper_apihn(_StbaM_e,eaRC_f4lcrekoXR_mcmDtm.o-_1odta_h,ded_ehemd_atr_prsie_anrnos_npovs_suimdte0_sefx_ift(set4_Cec0_arTt0_imSos8_n,ec2_Dcol0_ohSn1_oanR0_pne)_,bicsb_Ratmei_cIt_kdad_tonaie_nndps_tdeec_Drrr_onCfi_ou^Dp_aDrt^R_l^Ct_lpmi_)y^Ao_u^h_a^F_tn_tdo^aT_rpiea^pD_singd^t_e^Re_,nir^A_s^D_iTo^r_a^F_c^R_sX^T_l³_o^A_tiDni^3D_n^F_cn^TR_p1^:_le^A_uo^DL_icst^F_o^RP_t^T_op^AD_eh^C_fb^D_d^FR_eta^TR1A_lhdcAFD8ek^TF_i^Rx_{nTADxDFRUTRDA0RvARFDAa}^TFAR_e^RT_l^FAD_su^TDFTR_eeTRDt^{A1ARDFTFDARTRFADTADFRTFRDATADRF}
externally. Externally, the modem outputs (RTS, DTR) are set inactive. Internally, the 4
modem outputs are connected to the 4 modem inputs. As a result of these
connections, the upper 4 bits of the U1MSR will be driven by the lower 4 bits of the
U1MCR rather than the 4 modem inputs in normal mode. This permits modem status
interrupts to be generated in loopback mode by writing the lower 4 bits of U1MCR.
0
Disable modem loopback mode.
1
Enable modem loopback mode.
5
-
Reserved, user software should not write ones to reserved bits. The value read from a 0
reserved bit is not defined.
6
RTSEN
RTS enable.
0
0
Disable auto-rts flow control.
1
Enable auto-rts flow control.
7
CTSEN
CTS enable.
0
0
Disable auto-cts flow control.
1
Enable auto-cts flow control.
31:8 -
Reserved, user software should not write ones to reserved bits. The value read from a NA
reserved bit is not defined.
33.5.9
Auto-flow control
If auto-RTS mode is enabled the UART1‘s receiver FIFO hardware controls the RTS1
output of the UART1. If the auto-CTS mode is enabled the UART1‘s U1TSR hardware will
only start transmitting if the CTS1 input signal is asserted.
33.5.9.1
Auto-RTS
The auto-RTS function is enabled by setting the RTSen bit. Auto-RTS data flow control
originates in the U1RBR module and is linked to the programmed receiver FIFO trigger
level. If auto-RTS is enabled, the data-flow is controlled as follows:
When the receiver FIFO level reaches the programmed trigger level, RTS1 is de-asserted
(to a high value). It is possible that the sending UART sends an additional byte after the
trigger level is reached (assuming the sending UART has another byte to send) because it
might not recognize the de-assertion of RTS1 until after it has begun sending the
additional byte. RTS1 is automatically reasserted (to a low value) once the receiver FIFO
has reached the previous trigger level. The re-assertion of RTS1 signals to the sending
UART to continue transmitting data.
If Auto-RTS mode is disabled, the RTSen bit controls the RTS1 output of the UART1. If
Auto-RTS mode is enabled, hardware controls the RTS1 output, and the actual value of
RTS1 will be copied in the RTS Control bit of the UART1. As long as Auto-RTS is enabled,
the value of the RTS Control bit is read-only for software.
<Document ID>
User manual
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
© NXP B.V. 2011. All rights reserved.
754 of 1164