UM10430 Datasheet, PDF (251/1164 Pages) NXP Semiconductors – LPC18xx ARM Cortex-M3 microcontroller

NXP Semiconductors
Table 170. Register overview: GPIO port (base address 0x400F 4000)
Name
Access Address
offset
Description
PIN0
R/W
0x2100
Port pin register port 0
PIN1
R/W
0x2104
Port pin register port 1
PIN2
R/W
0x2108
Port pin register port 2
PIN3
R/W
0x210C
Port pin register port 3
PIN4
R/W
0x2110
Port pin register port 4
PIN5
R/W
0x2114
Port pin register port 5
PIN6
R/W
0x2118
Port pin register port 6
PIN7
R/W
0x211C
Port pin register port 7
MPIN0
R/W
0x2180
Masked port register port 0
MPIN1
R/W
0x2184
Masked port register port 1
MPIN2
R/W
0x2188
Masked port register port 2
MPIN3
R/W
0x218C
Masked port register port 3
MPIN4
R/W
0x2190
Masked port register port 4
MPIN5
R/W
0x2194
Masked port register port 5
MPIN6
R/W
0x2198
Masked port register port 6
MPIN7
R/W
0x219C
Masked port register port 7
SET0
R/W
0x2200
Write: Set register for port 0
Read: output bits for port 0
SET1
R/W
0x2204
Write: Set register for port 1
Read: output bits for port 1
SET2
R/W
0x2208
Write: Set register for port 2
Read: output bits for port 2
SET3
R/W
0x220C
Write: Set register for port 3
Read: output bits for port 3
SET4
R/W
0x2210
Write: Set register for port 4
Read: output bits for port 4
SET5
R/W
0x2214
Write: Set register for port 5
Read: output bits for port 5
SET6
R/W
0x2218
Write: Set register for port 6
Read: output bits for port 6
SET7
R/W
0x221C
Write: Set register for port 7
Read: output bits for port 7
CLR0
WO
0x2280
Clear port 0
CLR1
WO
0x2284
Clear port 1
CLR2
WO
0x2288
Clear port 2
CLR3
WO
0x228C
Clear port 3
CLR4
WO
0x2290
Clear port 4
CLR5
WO
0x2294
Clear port 5
CLR6
WO
0x2298
Clear port 6
CLR7
WO
0x229C
Clear port 7
NOT0
WO
0x2300
Toggle port 0
NOT1
WO
0x2304
Toggle port 1
<Document ID>
User manual
All information provided in this document is subject to legal disclaimers.
Rev. 00.13 — 20 July 2011
UM10430 ^DRACFTh_eeeeRv^Da_{xxxxaeRttttlps[[[[uA1111}^Dt_{e]]]]eFeRtTArDF1TRwwwwW5ADoooo:iFRdrrrrTLddddADthDPFR((((T3333RAC2222AFD1TFRbbbb8TADiiiittttxDFR))))TxRDAARFDGTFARTFPADTDFRIOTRDAARDFTFDARTRFADTADFRTFRDATADRF}
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
ext^[1] word (32 bit)
0
word (32 bit)
0
word (32 bit)
0
word (32 bit)
0
word (32 bit)
0
word (32 bit)
0
word (32 bit)
0
word (32 bit)
0
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
NA
word (32 bit)
© NXP B.V. 2011. All rights reserved.
251 of 1164