MC9S12T64 Datasheet, PDF (523/608 Pages) Motorola, Inc – Specification

Freescale Semiconductor, Inc.
Fast Background Debug Module (FBDM)
Register Map
Register Map
A summary of the registers associated with the BDM is shown in
Figure 101 below. Registers are accessed by host-driven
communications to the BDM hardware using READ_BD and WRITE_BD
commands. Detailed descriptions of the registers and associated bits
are given in the subsections that follow.
Address
Register
Name
Bit 7
6
5
4
3
2
1
Bit 0
$FF00 BDM reserved
Read:
Write:
X
X
X
X
X
X
0
0
$FF01
BDMSTS
Read:
Write:
ENBDM
BDMACT
ENTAG
SDV
TRACE CLKSW ^UNSEC
0
$FF02 BDM reserved
Read:
Write:
X
X
X
X
X
X
X
X
$FF03 BDM reserved
Read:
Write:
X
X
X
X
X
X
X
X
$FF04 BDM reserved
Read:
Write:
X
X
X
X
X
X
X
X
$FF05 BDM reserved
Read:
Write:
X
X
X
X
X
X
X
X
$FF06
BDMCCR
Read:
Write:
CCR7
CCR6
CCR5
CCR4
CCR3
CCR2
CCR1
CCR0
$FF07
BDMINR
Read:
Write:
0
REG14 REG13 REG12 REG11
0
0
0
= Unimplemented X = Indeterminate
Figure 101 BDM Register Map Summary
MOTOROLA
Fast Background Debug Module (FBDM)
For More Information On This Product,
Go to: www.freescale.com
MC9S12T64Revision 1.1.1
523