PIC18F2331_07 Datasheet, PDF(263/400 Page) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18F2331_07 Datasheet, PDF (263/400 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D

◁

PIC18F2331/2431/4331/4431

TABLE 20-3: SUMMARY OF A/D REGISTERS

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on

POR, BOR

Value on

all other

Resets

INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF 0000 000x 0000 000u

PIR1

â

ADIF

RCIF

TXIF

SSPIF CCP1IF TMR2IF TMR1IF -000 0000 -000 0000

PIE1

â

ADIE

RCIE

TXIE

SSPIE CCP1IE TMR2IE TMR1IE -000 0000 -000 0000

IPR1

â

ADIP

RCIP

TXIP

SSPIP CCP1IP TMR2IP TMR1IP -111 1111 -111 1111

PIR2

OSCFIF

â

â

EEIF

â

LVDIF

â

CCP2IF 0--0 -0-0 0--0 -0-0

PIE2

OSCFIE

â

â

EEIE

â

LVDIE

â

CCP2IE 0--0 -0-0 0--0 -0-0

IPR2

OSCFIP

â

â

EEIP

â

LVDIP

â

CCP2IP 1--1 -1-1 1--1 -1-1

ADRESH A/D Result Register High Byte

xxxx xxxx uuuu uuuu

ADRESL A/D Result Register Low Byte

xxxx xxxx uuuu uuuu

ADCON0

â

â

ACONV ACSCH ACMOD1 ACMOD0 GO/DONE ADON --00 0000 --00 0000

ADCON1 VCFG1 VCFG0

â

FIFOEN BFEMT BFOVFL ADPNT1 ADPNT0 00-0 0000 00-0 0000

ADCON2 ADFM ACQT3 ACQT2 ACQT1 ACQT0 ADCS2 ADCS1 ADCS0 0000 0000 0000 0000

ADCON3 ADRS1 ADRS0

â

SSRC4 SSRC3 SSRC2 SSRC1 SSRC0 00-0 0000 00-0 0000

ADCHS

ANSEL0

ANSEL1

PORTA

TRISA

PORTE(2)

TRISE(3)

LATE(3)

GDSEL1

ANS7(6)

â

RA7(4)

TRISA7(4)

â

â

â

GDSEL0

ANS6(6)

â

RA6(4)

TRISA6(4)

â

â

â

GBSEL1

ANS5(6)

â

GBSEL0

ANS4

â

GCSEL1 GCSEL0

ANS3 ANS2

â

â

GASEL1

ANS1

â

GASEL0 0000 0000 0000 0000

ANS0 1111 1111 1111 1111

ANS8(5) ---- ---1 ---- ---1

RA5

RA4

RA3

RA2

RA1

RA0 xx0x 0000 uu0u 0000

PORTA Data Direction Register

â

â

RE3(1)

RA2(3)

RA1(3)

1111 1111 1111 1111

RA0(3) ---- xxxx ---- uuuu

â

â

â PORTE Data Direction Register ---- -111 ---- -111

â

â

â LATE Data Output Register

---- -xxx ---- -uuu

Legend:

Note 1:

2:

3:

4:

5:

6:

x = unknown, u = unchanged, - = unimplemented, read as â0â, q = value depends on condition.

Shaded cells are not used for A/D conversion.

RE3 port bit is available only as an input pin when MCLRE bit in Configuration register is â0â.

This register is not implemented on PIC18F2331/2431 devices.

These bits are not implemented on PIC18F2331/2431 devices.

These pins may be configured as port pins depending on the oscillator mode selected.

ANS5 through ANS8 are available only on the PIC18F4331/4431 devices.

Not available on 28-pin devices.

Â© 2007 Microchip Technology Inc.

Preliminary

DS39616C-page 261

▷