English
Language : 

PIC18F2331_07 Datasheet, PDF (215/400 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D
PIC18F2331/2431/4331/4431
18.0 SYNCHRONOUS SERIAL PORT
(SSP) MODULE
18.1 SSP Module Overview
The Synchronous Serial Port (SSP) module is a serial
interface useful for communicating with other periph-
eral or microcontroller devices. These peripheral
devices may be serial EEPROMs, shift registers,
display drivers, A/D Converters, etc. The SSP module
can operate in one of two modes:
• Serial Peripheral Interface (SPI)
• Inter-Integrated Circuit (I2C™)
An overview of I2C operations and additional
information on the SSP module can be found in the
“PIC® Mid-Range MCU Family Reference Manual”
(DS33023).
Refer to application note AN578, “Use of the SSP
Module in the I 2C™ Multi-Master Environment”
(DS00578).
18.2 SPI Mode
This section contains register definitions and opera-
tional characteristics of the SPI module. Additional
information on the SPI module can be found in the
”PIC® Mid-Range MCU Family Reference Manual”
(DS33023).
SPI mode allows 8 bits of data to be synchronously
transmitted and received simultaneously. To accomplish
communication, typically three pins are used:
• Serial Data Out (SDO) – RC7/RX/DT/SDO or
RD1/SDO
• Serial Data In (SDI) – RC4/INT1/SDI/SDA or
RD2/SDI/SDA
• Serial Clock (SCK) – RC5/INT2/SCK/SCL or
RD3/SCK/SCL
Additionally, a fourth pin may be used when in a Slave
mode of operation:
• Slave Select (SS) – RC6/TX/CK/SS
When initializing the SPI, several options need to be
specified. This is done by programming the appropriate
control bits in the SSPCON (SSPCON<5:0>) and
SSPSTAT<7:6> registers. These control bits allow the
following to be specified:
• Master mode (SCK is the clock output)
• Slave mode (SCK is the clock input)
• Clock polarity (Idle state of SCK)
• Clock edge (output data on rising/falling edge of
SCK)
• Clock rate (Master mode only)
• Slave Select mode (Slave mode only)
© 2007 Microchip Technology Inc.
Preliminary
DS39616C-page 213