PIC18F2331_07 Datasheet, PDF(181/400 Page) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18F2331_07 Datasheet, PDF (181/400 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D

◁

PIC18F2331/2431/4331/4431

TABLE 16-8: REGISTERS ASSOCIATED WITH THE MOTION FEEDBACK MODULE

Name

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Value on:

POR, BOR

Value on

all other

Resets

INTCON GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE

TMR0IF INT0IF

RBIF 0000 000x 0000 000u

IPR3

PIE3

â

â

â

â

â

PTIP IC3DRIP IC2QEIP

IC1IP TMR5IP ---1 1111 ---1 1111

â

PTIE IC3DRIE IC2QEIE

IC1IE TMR5IE ---0 0000 ---0 0000

PIR3

â

â

â

PTIF IC3DRIF IC2QEIF

IC1IF TMR5IF ---0 0000 ---0 0000

TMR5H

Timer5 Register High Byte

xxxx xxxx uuuu uuuu

TMR5L

Timer5 Register Low Byte

xxxx xxxx uuuu uuuu

PR5H

Timer5 Period Register High Byte

1111 1111 1111 1111

PR5L

Timer5 Period Register Low Byte

1111 1111 1111 1111

T5CON

T5SEN RESEN T5MOD T5PS1 T5PS0 T5SYNC

CAP1BUFH/ Capture 1 Register High Byte/Velocity Register High Byte(1)

VELRH

CAP1BUFL/ Capture 1 Register Low Byte/Velocity Register Low Byte(1)

VELRL

CAP2BUFH/ Capture 2 Register High Byte/QEI Position Counter Register High Byte(1)

POSCNTH

CAP2BUFL/ Capture 2 Register Low Byte/QEI Position Counter Register Low Byte(1)

POSCNTL

CAP3BUFH/ Capture 3 Register High Byte/QEI Max. Count Limit Register High Byte(1)

MAXCNTH

CAP3BUFL/ Capture 3 Register Low Byte/QEI Max. Count Limit Register Low Byte(1)

MAXCNTL

TMR5CS

TMR5ON 0000 0000 0000 0000

xxxx xxxx uuuu uuuu

xxxx xxxx uuuu uuuu

xxxx xxxx uuuu uuuu

xxxx xxxx uuuu uuuu

xxxx xxxx uuuu uuuu

xxxx xxxx uuuu uuuu

CAP1CON

â

CAP1REN

â

â

CAP1M3 CAP1M2 CAP1M1 CAP1M0 -0-- 0000 -0-- 0000

CAP2CON

â

CAP2REN

â

â

CAP2M3 CAP2M2 CAP2M1 CAP2M0 -0-- 0000 -0-- 0000

CAP3CON

DFLTCON

â

CAP3REN

â

â

CAP3M3 CAP3M2 CAP3M1 CAP3M0 -0-- 0000 -0-- 0000

â

FLT4EN FLT3EN FLT2EN FLT1EN FLTCK2 FLTCK1 FLTCK0 -000 0000 -000 0000

QEICON

VELM

QERR UP/DOWN QEIM2 QEIM1

QEIM0

PDEC1 PDEC0 0000 0000 0000 0000

Legend:

Note 1:

x = unknown, u = unchanged, - = unimplemented. Shaded cells are not used by the Motion Feedback Module.

Register name and function determined by which submodule is selected (IC/QEI, respectively). See Section 16.1.10 âOther

Operating Modesâ for more information.

Â© 2007 Microchip Technology Inc.

Preliminary

DS39616C-page 179

▷