PIC18F2331_07 Datasheet, PDF (152/400 Pages) Microchip Technology – 28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High Performance PWM and A/D

PIC18F2331/2431/4331/4431
14.4 Noise Filter
The Timer5 module includes an optional input noise
filter, designed to reduce spurious signals in noisy
operating environments. The filter ensures that the input
is not permitted to change until a stable value has been
registered for three consecutive sampling clock cycles.
The noise filter is part of the input filter network associ-
ated with the Motion Feedback Module (see
Section 16.0 “Motion Feedback Module”). All of the
filters are controlled using the Digital Filter Control
(DFLTCON) register (Register 16-3). The Timer5 filter
can be individually enabled or disabled by setting or
clearing the FLT4EN bit (DFLTCON<6>). It is disabled
on all Brown-out Resets.
For additional information, refer to Section 16.3
“Noise Filters” in the Motion Feedback Module.
14.5 Timer5 Interrupt
Timer5 has the ability to generate an interrupt on a
period match. When the PR5 register is loaded with a
new period value (00FFh), the Timer5 time base incre-
ments until its value is equal to the value of PR5. When
a match occurs, the Timer5 interrupt is generated on
the rising edge of Q4; TMR5IF is set on the next TCY.
The interrupt latency (i.e., the time elapsed from the
moment Timer5 rolls over until TMR5IF is set) will not
exceed 1 TCY. When the Timer5 clock input is prescaled
and a TMR5/PR5 match occurs, the interrupt will be
generated on the first Q4 rising edge after TMR5 resets.
14.6 Timer5 Special Event Trigger
Output
A Timer5 Special Event Trigger is generated on a
TMR5/PR5 match. The Special Event Trigger is
generated on the falling edge of Q3.
Timer5 must be configured for either Synchronous
mode (Counter or Timer) to take advantage of the
Special Event Trigger feature. If Timer5 is running in
Asynchronous Counter mode, the Special Event
Trigger may not work and should not be used.
14.7 Timer5 Special Event Trigger
Reset Input
In addition to the Special Event Trigger output, Timer5
has a Special Event Trigger Reset input that may be
used with Input Capture Channel 1 (IC1) of the Motion
Feedback Module. To use the Special Event Trigger
Reset, the Capture 1 Control register, CAP1CON, must
be configured for one of the Special Event Trigger
modes (CAP1M3:CAP1M0 = 1110 or 1111). The
Special Event Trigger Reset can be disabled by setting
the RESEN control bit (T5CON<6>).
The Special Event Trigger Reset resets the Timer5 time
base. This reset occurs in either Continuous Count or
Single-Shot modes.
14.7.1 WAKE-UP ON IC1 EDGE
The Timer5 Special Event Trigger Reset input can act
as a Timer5 wake-up and a start-up pulse. Timer5 must
be in Single-Shot mode and disabled (TMR5ON = 0).
An active edge on the CAP1 input pin will set TMR5ON.
The timer is subsequently incremented on the next fol-
lowing clock according to the prescaler and the Timer5
clock settings. A subsequent hardware time-out (such
as TMR5/PR5 match) will clear the TMR5ON bit and
stop the timer.
14.7.2 DELAYED ACTION EVENT TRIGGER
An active edge on CAP1 can also be used to initiate
some later action delayed by the Timer5 time base. In
this case, Timer5 increments as before after being
triggered. When the hardware time-out occurs, the
Special Event Trigger output is generated and used to
trigger another action, such as an A/D conversion. This
allows a given hardware action to be referenced from a
capture edge on CAP1 and delayed by the timer.
The event timing for the delayed action event trigger is
discussed further in Section 16.1 “Input Capture”.
14.7.3 SPECIAL EVENT TRIGGER RESET
WHILE TIMER5 IS INCREMENTING
In the event that a bus write to Timer5 coincides with a
Special Event Trigger Reset, the bus write will always
take precedence over the Special Event Trigger Reset.
14.8 Operation in Sleep Mode
When Timer5 is configured for asynchronous operation,
it will continue to increment each timer clock (or prescale
multiple of clocks). Executing the SLEEP instruction will
either stop the timer or let the timer continue, depending
on the setting of the Timer5 Sleep Enable bit, T5SEN. If
T5SEN is set (= 1), the timer continues to run when the
SLEEP instruction is executed and the external clock is
selected (TMR5CS = 1). If T5SEN is cleared, the timer
stops when a SLEEP instruction is executed, regardless
of the state of the TMR5CS bit.
To summarize, Timer5 will continue to increment when
a SLEEP instruction is executed only if all of these bits
are set:
• TMR5ON
• T5SEN
• TMR5CS
• T5SYNC
14.8.1 INTERRUPT DETECT IN SLEEP MODE
When configured as described above, Timer5 will
continue to increment on each rising edge on T5CKI
while in Sleep mode. When a TMR5/PR5 match occurs,
an interrupt is generated which can wake the part.
DS39616C-page 150
Preliminary
© 2007 Microchip Technology Inc.