82C836 Datasheet, PDF (185/205 Pages) List of Unclassifed Manufacturers – Single-Chip 386sx AT

System Characteristics
AC Characteristics 25MHz s
Table 12-32. CPU to AT Bus and On-Board I/O and ROM----Formula Specifications
Symbol
te133
te137
te139
te145
te145a
Critical Path
ALE width
MODA0 hold after command rise
MEMCS16 setup before ALE fall
Master read, access from CAS
Master read, access from column address
* 36ns maximum for 82C836A.
** 20ns maximum for 82C836A.
Formula
t133-t134
t136-t137
t139-t134
t145+t102
t145+t107
Max.
10
16
15**
38*
34
Table 12-33. CPU to AT-Bus, On-Board I/O, and ROM----Input Requirements
Symbol
t160
t161
t162
t163
t164
t165
t166
t167
t168
t169
t170
t171
t173
t174
t175
t176
t177
Parameters
-ADS setup before PROCCLK rise**
-ADS hold after PROCCLK rise**
A0-23 setup before PROCCLK rise ^†
A0-23 hold after PROCCLK rise ^‡
-BHE setup before PROCCLK rise ^†
-BHE hold after PROCCLK rise ^‡
-DC, W/-R and M/-IO setup before PROCCLK rise ^†
-DC, W/-R and M/-IO hold after PROCCLK rise ^‡
IOCHRDY setup before BUSCLK rise *
IOCHRDY hold after BUSCLK rise *
-0WS setup before BUSCLK fall *
-0WS hold after BUSCLK fall *
-IOCS16 hold after Command inactive
-MEMCS16 setup before ALE fall
-MEMCS16 hold after ALE fall
XD0-15 valid before read command rise
-IOCS16 setup before BUSCLK rise
(first BUSCLK rise after I/O command fall)
† These parameters are referenced to middle of T-state in which -ADS changes from low to high (TS).
‡ Referenced to end of TS.
* Nonrestrictive
** At start of TS.
*** 25ns minimum for 82C836A.
Min.
23
4
39
4
39
4
39
4
15
15
10
20
0
30***
10
20
0
Max.
----
----
----
----
----
----
----
----
----
----
----
----
----
----
----
----
----
Chips and Technologies, Inc.
PRELIMINARY
Revision 3.0 1 2-1 7