82C836 Datasheet, PDF (174/205 Pages) List of Unclassifed Manufacturers – Single-Chip 386sx AT

s AC Characteristics 16- and 20MHz
System Characteristics
CPU Access to AT-Bus, On-board I/O, and ROM
Tables 12-9 through 12-11 are the specification requirements for the CPU to access the
AT-bus, the on-board I/O, and ROM.
Table 12-9. CPU to AT-Bus, On-board I/O, and ROM----Output Responses
Symbol
t130
t131
t132
t133
t134
t135
t136
t137
t138
t139
t140
t141
t142
t143
t144
t145
t146
t147
t148
Parameters
LOMEGCS delay from PROCCLK rise
-NA delay from PROCCLK rise
-READY delay from PROCCLK rise
ALE rise from BUSCLK low
ALE fall from BUSCLK high
Command and -ROMCS active from BUSCLK
Command and -ROMCS inactive from BUSCLK
rise
MODA0 delay from PROCCLK rise
MODA0 rise from BUSCLK fall during bus convert
MODA20 delay from A20 if MODA20 enabled
MODA20 delay from HOLD fall
SDIRL, H delay from PROCCLK rise
XD0-15 delay from PROCCLK rise during write
XD0-15 turn-on delay from PROCCLK rise
XD0-15 turn-off delay from PROCCLK rise
XD0-15 delay from D0-15 during CPU write or
DMA/Master read
XD0-7 delay from D8-15 during CPU write or DMA
D0-15 delay from XD0-15 during CPU read or
DMA/Master write
D8-15 delay from XD0-7 during CPU read or DMA
16MHz
Min. Max.
---- 40
---- 25
4
40
---- 25
---- 20
---- 30
---- 25
---- 35
---- 25
---- 35
---- 59
---- 55
---- 55
5
----
---- 55
---- 30
---- 70
---- 25
---- 45
20MHz
Min. Max.
---- 35
---- 20
4
31
---- 25
---- 15
---- 30
---- 25
---- 30
---- 20
---- 35
---- 50
---- 50
---- 50
5
----
---- 50
---- 30
---- 70
---- 25
---- 40
1 2-6 Revision 3.0
PRELIMINARY
Chips and Technologies, Inc.