English
Language : 

82C836 Datasheet, PDF (11/205 Pages) List of Unclassifed Manufacturers – Single-Chip 386sx AT
82C836 CHIPSet Data Sheet
Contents s
Table 12-12.
Table 12-13.
Table 12-14.
Table 12-15.
Table 12-16.
Table 12-17.
Table 12-18.
Table 12-19.
Table 12-20.
Table 12-21.
Table 12-22.
Table 12-23.
Table 12-24.
Table 12-25.
Table 12-26.
Table 12-27.
Table 12-28.
Table 12-29.
Table 12-30.
Table 12-31.
Table 12-32.
Table 12-33.
Table 12-34.
Table 12-35.
Table 12-36.
Table 12-37.
Table 12-38.
Table 12-39.
Table 12-40.
Table 12-41.
Table 12-42.
Table 12-43.
Table 12-44.
Table 12-45.
Table 12-46.
Table 12-47.
Table 12-48.
Table 12-49.
DMA to AT-Bus, On-board I/O, and ROM ----Output Responses . 12-8
DMA to AT-Bus, On-board I/O, and ROM ----
Formula Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-8
DMA to AT-Bus, On-board I/O, and ROM ----Input Requirements 12-9
DMA and AT-Bus Master Access to Local Memory ----
Output Responses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-9
DMA and AT-Bus Master Access to Local Memory ----
Formula Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-10
DMA and AT-Bus Master Access to Local Memory ----
Input Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-10
Refresh----Output Responses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-10
Refresh----Formula Specifications . . . . . . . . . . . . . . . . . . . . . . . . . 12-11
Refresh----Input Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-11
Miscellaneous Parameters ----Output Responses . . . . . . . . . . . . . . 12-12
Miscellaneous Parameters ----Formula Specifications . . . . . . . . . . 12-12
Miscellaneous Parameters ----Input Requirements . . . . . . . . . . . . . 12-12
Local Bus Access and Cache ----Output Responses . . . . . . . . . . . . 12-13
Local Bus Access and Cache ----Formula Specifications . . . . . . . . 12-13
Local Bus Access and Cache ----Input Requirements . . . . . . . . . . . 12-13
Standby RefreshOutput Responses . . . . . . . . . . . . . . . . . . . . . . . . 12-14
CPU to Local Memory ----Output Responses . . . . . . . . . . . . . . . . . 12-15
CPU to Local Memory ----Formula Specifications . . . . . . . . . . . . . 12-15
CPU to Local Memory ----Input Requirements . . . . . . . . . . . . . . . . 12-16
CPU to AT-Bus, On-Board I/O, and ROM ----Output Responses . 12-16
CPU to AT Bus and On-Board I/O and ROM ----
Formula Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-17
CPU to AT-Bus, On-Board I/O, and ROM ----Input Requirements 12-17
197DMA to AT-Bus, On-Board I/O, and ROM ----
Output Responses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-18
DMA to AT-Bus, On-Board I/O, and ROM ----
Formula Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-18
DMA to AT-Bus, On-Board I/O, and ROM ----
Input Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-18
DMA and AT-Bus Master Access to Local Memory ----
Output Responses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-19
DMA and AT-Bus Master Access to Local Memory ----
Formula Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-19
DMA and AT-Bus Master Access to Local Memory ----
Input Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-19
Refresh----Output Responses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-20
Refresh----Formula Specifications . . . . . . . . . . . . . . . . . . . . . . . . . 12-20
Refresh----Input Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12-21
Miscellaneous Parameters ----Output Responses . . . . . . . . . . . . . . 12-21
Miscellaneous Parameters ----Formula Specifications . . . . . . . . . . 12-21
Miscellaneous Parameters ----Input Requirements . . . . . . . . . . . . . 12-22
Local Bus Access and Cache ----Output Responses . . . . . . . . . . . . 12-22
Local Bus Access and Cache ----Formula Specifications . . . . . . . . 12-22
Local Bus Access and Cache ----Input Requirements . . . . . . . . . . . 12-23
Output Responses ----Standby Refresh . . . . . . . . . . . . . . . . . . . . . . 12-23
Chips and Technologies, Inc.
PRELIMINARY
Revision 3.0 xiii