|
PIC24EP256GU810-I Datasheet, PDF (164/622 Pages) Electronic Film Capacitors, Inc. – 16-Bit Microcontrollers and Digital Signal Controllers with High-Speed PWM, USB and Advanced Analog | |||
|
◁ |
dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814
REGISTER 8-2: DMAXREQ: DMA CHANNEL X IRQ SELECT REGISTER
R/S-0
U-0
U-0
U-0
U-0
U-0
U-0
FORCE(1)
â
â
â
â
â
â
bit 15
U-0
â
bit 8
R/W-0
bit 7
R/W-0
R/W-0
R/W-0
R/W-0
IRQSEL<7:0>
R/W-0
R/W-0
R/W-0
bit 0
Legend:
R = Readable bit
-n = Value at POR
S = Settable bit
W = Writable bit
â1â = Bit is set
U = Unimplemented bit, read as â0â
â0â = Bit is cleared
x = Bit is unknown
bit 15
bit 14-8
bit 7-0
FORCE: Force DMA Transfer bit(1)
1 = Forces a single DMA transfer (Manual mode)
0 = Automatic DMA transfer initiation by DMA request
Unimplemented: Read as â0â
IRQSEL<7:0>: DMA Peripheral IRQ Number Select bits
00000000 = INT0 â External Interrupt 0
00000001 = IC1 â Input Capture 1
00000010 = OC1 â Output Compare 1
00000101 = IC2 â Input Capture 2
00000110 = OC2 â Output Compare 2
00000111 = TMR2 â Timer2
00001000 = TMR3 â Timer3
00001010 = SPI1 â Transfer done
00001011 = UART1RX â UART1 Receiver
00001100 = UART1TX â UART1 Transmitter
00001101 = ADC1 â ADC1 convert done
00010101 = ADC2 â ADC2 convert done
00011001 = OC3 â Output Compare 3
00011010 = OC4 â Output Compare 4
00011011 = TMR4 â Timer4
00011100 = TMR5 â Timer5
00011110 = UART2RX â UART2 Receiver
00011111 = UART2TX â UART2 Transmitter
00100001 = SPI2 â Transfer done
00100010 = ECAN1 â RX data ready
00100101 = IC3 â Input Capture 3
00100110 = IC4 â Input Capture 4
00101101 = PMP Data mode
00110111 = ECAN2 â RX data ready
00111100 = DCI â DCI transfer done
01000110 = ECAN1 â TX data request
01000111 = ECAN2 â TX data request
01010010 = UART3RX â UART3 Receiver
01010011 = UART3TX â UART3 Transmitter
01011000 = UART4RX â UART4 Receiver
01011001 = UART4TX â UART4 Transmitter
01011011 = SPI3 â Transfer done
01111011 = SPI4 â Transfer done
Note 1: The FORCE bit cannot be cleared by user software. The FORCE bit is cleared by hardware when the
forced DMA transfer is complete or the channel is disabled (CHEN = 0).
DS70616G-page 164
ï£ 2009-2012 Microchip Technology Inc.
|
▷ |