 English |
|
|
|
|
|
|
|
| PIC24EP256GU810-I Datasheet, PDF (152/622 Pages) Electronic Film Capacitors, Inc. – 16-Bit Microcontrollers and Digital Signal Controllers with High-Speed PWM, USB and Advanced Analog | |||
| |||
| ◁ |
dsPIC33EPXXX(GP/MC/MU)806/810/814 and PIC24EPXXX(GP/GU)810/814
REGISTER 7-2: CORCON: CORE CONTROL REGISTER(1)
R/W-0
U-0
R/W-0
R/W-0
R/W-0
R-0
VAR
â
US<1:0>
EDT
bit 15
R-0
DL<2:0>
R-0
bit 8
R/W-0
R/W-0
R/W-1
R/W-0
R/C-0
R-0
SATA
SATB
SATDW
ACCSAT
IPL3(2)
SFA
bit 7
R/W-0
RND
R/W-0
IF
bit 0
Legend:
R = Readable bit
-n = Value at POR
C = Clearable bit
W = Writable bit
â1â = Bit is set
U = Unimplemented bit, read as â0â
â0â = Bit is cleared
x = Bit is unknown
bit 15
bit 3
VAR: Variable Exception Processing Latency Control bit
1 = Variable exception processing is enabled
0 = Fixed exception processing is enabled
IPL3: CPU Interrupt Priority Level Status bit 3(2)
1 = CPU Interrupt Priority Level is greater than 7
0 = CPU Interrupt Priority Level is 7 or less
Note 1: For complete register details, see Register 3-2: âCORCON: Core Control Registerâ.
2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.
DS70616G-page 152
ï£ 2009-2012 Microchip Technology Inc.
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese