|
T8207 Datasheet, PDF (97/158 Pages) Agere Systems – ATM Interconnect | |||
|
◁ |
Advance Data Sheet
September 2001
CelXpres T8207
ATM Interconnect
14 Registers (continued)
Table 57. RX UTOPIA Clock Configuration (RXUCCF) (010Eh)
Name
rx_utopia_clk_div
Bit Pos. Type Reset
Description
7:0 RW 01h RX UTOPIA Clock Division. The selected RX UTOPIA clock
source is divided by the number programmed in these bits as
follows:
â00000000â = reserved
â00000001â = no division
â00000010â = divide by 2
â00000011â = divide by 3
.
.
.
â11111111â = divide by 255
These bits are meaningful only when the T8207 generates the
RX UTOPIA clock.
rx_utopia_clk_src_sel 9:8 RW 0 RX UTOPIA Clock Source Select. The source of the RX
UTOPIA clock is selected via these bits as follows:
â00â = cell bus write clock
â01â = reserved
â10â = pclk
â11â = mclk
Reserved
rx_utopia_clk_en
Reserved
10 RW
11 RW
15:12 RO
These bits are meaningful only when the T8207 generates the
RX UTOPIA clock.
0 Reserved. Program to â0.â
0 RX UTOPIA Clock Enable. If this bit is â1,â the T8207 gener-
ates the RX UTOPIA clock on the u_rxclk pin. If this bit is â0,â
the u_rxclk pin is configured as an input.
0 Reserved.
Agere Systems Inc.
97
|
▷ |