Z8FMC16100 Datasheet, PDF (339/402 Pages) Zilog, Inc. – Z8 Encore-R Motor Control Flash MCUs

Z8FMC16100 Series Flash MCU
Product Specification
317
BITS
FIELD
RESET
R/W
ADDR
Hex Address: F21
PWM Control 1 Register (PWMCTL1)
7
6
RLFREQ[1:0]
00
R/W
5
INDEN
0
R/W
4
3
Pol45
Pol23
0
0
R/W
R/W
F21H
2
Pol10
0
R/W
1
0
PRES[1:0]
00
R/W
Bit
Position
Value
(H)
[7:6]
RLFREQ[1:0]
00
01
10
11
[5]
INDEN
0
1
[4]
1
Pol2
0
[3]
1
Pol1
0
[2]
1
Pol0
0
[1:0]
PRES
00
01
10
11
Description
Reload Event Frequency
This bit field is buffered. Changes to the reload event frequency takes effect at
the end of the current PWM period. Reads always return the bit values from the
temporary holding register.
PWM reload event occurs at the end of every PWM period.
PWM reload event occurs once every 2 PWM periods.
PWM reload event occurs once every 4 PWM periods.
PWM reload event occurs once every 8 PWM periods.
Independent PWM Mode Enable
This bit may only be altered when PWEN (PWMCTL0) cleared.
PWM outputs operate as 3 complementary pairs.
PWM outputs operate as 6 independent channels.
Invert Output polarity for channel pair PWM2.
Non-inverted polarity for channel pair PWM2.
Invert Output polarity for channel pair PWM1.
Non-inverted polarity for channel pair PWM1.
Invert Output polarity for channel pair PWM0.
Non-inverted polarity for channel pair PWM0.
PWM Prescaler
The prescaler divides down the PWM input clock (either the system clock or the
PWMIN external input). This field is buffered. Changes to this field take effect at
the next PWM reload event. Reads always return the values from the
temporary holding register.
Divide by 1
Divide by 2
Divide by 4
Divide by 8
PS024604-1005
PRELIMINARY
Appendix A—Register Tables