English
Language : 

Z8FMC16100 Datasheet, PDF (256/402 Pages) Zilog, Inc. – Z8 Encore-R Motor Control Flash MCUs
Z8 Encore!® Motor Control Flash MCUs
Product Specification
234
Bit
Position
[7]
INTEN
[6]
XTLEN
[5]
WDTEN
[4]
POFEN
[3]
WDFEN
[2]
FLPEN
[1:0]
SCKSEL
Value
(H)
0
1
0
1
0
1
0
1
0
1
0
1
00
01
10
11
Description
Internal Precision Oscillator Enable
Internal precision oscillator is disabled.
Internal precision oscillator is enabled.
Crystal Oscillator Enable
Crystal oscillator is disabled.
Crystal oscillator is enabled.
Watch-Dog Timer Oscillator Enable
Watch-Dog Timer oscillator is disabled
Watch-Dog Timer oscillator is enabled
Primary Oscillator Failure Detection Enable
Failure detection and recovery of primary oscillator is disabled. This bit is cleared
automatically if a primary oscillator failure is detected.
Failure detection and recovery of primary oscillator is enabled
Watch-Dog Timer Oscillator Failure Detection Enable
Failure detection of Watch-Dog Timer oscillator is disabled.This bit is cleared
automatically if a Watch-Dog Timer oscillator failure is detected.
Failure detection of Watch-Dog Timer oscillator is enabled
Flash Low Power Mode Enable
Flash Low Power Mode is disabled.
Flash Low Power Mode is enabled. The Flash will be powered down during idle
periods of the clock and powered up during Flash reads. This bit should only be
set if the frequency of the primary oscillator source is 8MHz or lower. The reset
value of this bit is controlled by the LPDEN option bit during reset.
System Clock Oscillator Select
Internal precision oscillator functions as system clock at 5.6 MHz
Crystal oscillator or external clock driver functions as system clock
Reserved
Watch-Dog Timer oscillator functions as system clock
Oscillator Divide Register
The Oscillator Divide Register (OSCDIV) provides the value that divides the system
clock. The Oscillator Divide Register must be unlocked before writing. Writing the two-
step sequence E7h, followed by 18h, to the Oscillator Control Register address unlocks
the register. The register locks after completion of a register Write to the OSCDIV.
Oscillator Control
PRELIMINARY
PS024604-1005