English
Language : 

4524_M Datasheet, PDF (13/310 Pages) Renesas Technology Corp – 4-BIT CISC SINGLE-CHIP MICROCOMPUTER 720 FAMILY / 4500 SERIES
4524 Group
List of tables
Table 2.2.1 Interrupt control register V1 ...................................................................................... 19
Table 2.2.2 Interrupt control register V2 ...................................................................................... 20
Table 2.2.3 Interrupt control register I1 ....................................................................................... 20
Table 2.2.4 Interrupt control register I2 ....................................................................................... 21
Table 2.2.5 Interrupt control register I3 ....................................................................................... 21
Table 2.3.1 Interrupt control register V1 ...................................................................................... 34
Table 2.3.2 Interrupt control register V2 ...................................................................................... 34
Table 2.3.3 Interrupt control register I3 ....................................................................................... 35
Table 2.3.4 Timer control register PA .......................................................................................... 35
Table 2.3.5 Timer control register W1 ......................................................................................... 35
Table 2.3.6 Timer control register W2 ......................................................................................... 36
Table 2.3.7 Timer control register W3 ......................................................................................... 36
Table 2.3.8 Timer control register W4 ......................................................................................... 37
Table 2.3.9 Timer control register W5 ......................................................................................... 37
Table 2.3.10 Timer control register W6 ....................................................................................... 38
Table 2.4.1 Interrupt control register V2 ...................................................................................... 51
Table 2.4.2 A/D control register Q1 ............................................................................................. 51
Table 2.4.3 A/D control register Q2 ............................................................................................. 52
Table 2.4.4 A/D control register Q3 ............................................................................................. 52
Table 2.4.5 Recommended operating conditions (when using A/D converter) ...................... 55
Table 2.5.1 Interrupt control register V2 ...................................................................................... 57
Table 2.5.2 Interrupt control register I3 ....................................................................................... 57
Table 2.5.3 Serial I/O mode register J1 ...................................................................................... 58
Table 2.6.1 Duty and maximum number of displayed pixels .................................................... 66
Table 2.6.2 LCD control register L1 ............................................................................................. 67
Table 2.6.3 LCD control register L2 ............................................................................................. 68
Table 2.6.4 Timer control register W6 ......................................................................................... 68
Table 2.8.1 Voltage drop detection circuit operation state ....................................................... 75
Table 2.9.1 Functions and states retained at power down mode ............................................ 79
Table 2.9.2 Return source and return condition ......................................................................... 80
Table 2.9.3 Start condition identification ...................................................................................... 80
Table 2.9.4 Interrupt control register I1 ....................................................................................... 81
Table 2.9.5 Interrupt control register I2 ....................................................................................... 81
Table 2.9.6 Clock control register MR ......................................................................................... 82
Table 2.9.7 Pull-up control register PU0 ..................................................................................... 82
Table 2.9.8 Pull-up control register PU1 ..................................................................................... 83
Table 2.9.9 Key-on wakeup control register K0 ......................................................................... 83
Table 2.9.10 Key-on wakeup control register K1 ....................................................................... 84
Table 2.9.11 Key-on wakeup control register K2 ....................................................................... 84
Table 2.10.1 Clock control register MR ....................................................................................... 90
CHAPTER 3 APPENDIX
Table 3.1.1 Absolute maximum ratings .......................................................................................... 2
Table 3.1.2 Recommended operating conditions 1 ...................................................................... 3
Table 3.1.3 Recommended operating conditions 2 ...................................................................... 4
Table 3.1.4 Electrical characteristics 1 .......................................................................................... 5
Table 3.1.5 Electrical characteristics 2 .......................................................................................... 6
Table 3.1.6 A/D converter recommended operating conditions .................................................. 7
Table 3.1.7 A/D converter characteristics ...................................................................................... 7
Table 3.1.8 Voltage drop detection circuit characteristics ........................................................... 8
Table 3.3.1 Connections of unused pins ..................................................................................... 40
Table 3.3.2 Recommended operating conditions (when using A/D converter) ...................... 44
Rev.2.00 Aug, 06 2004
ix
REJ09B0107-0200Z