English
Language : 

DS92UT16 Datasheet, PDF (96/111 Pages) Texas Instruments – DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers
DS92UT16
OBSOLETE
SNOS992E – JANUARY 2002 – REVISED APRIL 2013
Ball
D3
G8
J8
K8
B8
C8
D8
C9
C11
C12
G9
B5
B6
C5
C6
A8
B9
D9
D12
E12
A5
D5
D6
L2
D13
F11
F10
F13
G11
G12
H11
G13
H12
F14
H13
H14
J13
J14
N13
N14
P14
L11
P13
M12
P12
K10
N12
Table 95. Pin Locations—BGA196 Package (continued)
Pin Name
LVDS_TxPwdn
NC
NC
NC
PGND
PGND
PGND
PGNDA
PGNDA
PGNDA
PGNDA
PGNDB
PGNDB
PGNDB
PGNDB
PVDD
PVDD
PVDDA
PVDDA
PVDDA
PVDDB
PVDDB
PVDDB
Reset_n
Test_se
U_RxAddr[0]
U_RxAddr[1]
U_RxAddr[2]
U_RxAddr[3]
U_RxAddr[4]
U_RxCLAV [0]
U_RxCLAV [1]
U_RxCLAV [2]
U_RxCLAV [3]
U_RxCLAV [4]
U_RxCLAV [5]
U_RxCLAV [6]
U_RxCLAV [7]
U_RxData [0]
U_RxData [1]
U_RxData [2]
U_RxData [3]
U_RxData [4]
U_RxData [5]
U_RxData [6]
U_RxData [7]
U_RxData [8]
Signal Type
Input LVTTL
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
3.3V
Input LVTTL
Input LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
Input LVTTL
Input LVTTL
Input LVTTL
Input LVTTL
Input LVTTL
Input LVTTL
Input LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
BiDir LVTTL
Description
Powerdown for LVDS Serializer
NO CONNECT
NO CONNECT
NO CONNECT
GND for Transmit PLL
GND for Transmit PLL
GND for Transmit PLL
GND for PLL A
GND for PLL A
GND for PLL A
GND for PLL A
GND for PLL B
GND for PLL B
GND for PLL B
GND for PLL B
Transmit PLL VDD
Transmit PLL VDD
VDD for PLL A
VDD for PLL A
VDD for PLL A
VDD for PLL B
VDD for PLL B
VDD for PLL B
Chip Reset Control
Scan Enable
Address of MPHY Device Being Polled or Selected
Address of MPHY Device Being Polled or Selected
Address of MPHY Device Being Polled or Selected
Address of MPHY Device Being Polled or Selected
Address of MPHY Device Being Polled or Selected
Receive Cell Available—Normal/Extended PHY Port Control
Receive Cell Available—Normal/Extended PHY Port Control
Receive Cell Available—Normal/Extended PHY Port Control
Receive Cell Available—Normal/Extended PHY Port Control
Receive Cell Available—Extended PHY Port Control
Receive Cell Available—Extended PHY Port Control
Receive Cell Available—Extended PHY Port Control
Receive Cell Available—Extended PHY Port Control
Receive Data Bus, from the PHY Layer Device(s)
Receive Data Bus, from the PHY Layer Device(s)
Receive Data Bus, from the PHY Layer Device(s)
Receive Data Bus, from the PHY Layer Device(s)
Receive Data Bus, from the PHY Layer Device(s)
Receive Data Bus, from the PHY Layer Device(s)
Receive Data Bus, from the PHY Layer Device(s)
Receive Data Bus, from the PHY Layer Device(s)
Receive Data Bus, from the PHY Layer Device(s)
www.ti.com
96
Submit Documentation Feedback
Product Folder Links: DS92UT16
Copyright © 2002–2013, Texas Instruments Incorporated