DS92UT16 Datasheet, PDF (51/111 Pages) Texas Instruments – DS92UT16TUF UTOPIA-LVDS Bridge for 1.6 Gbps Bi-directional Data Transfers

OBSOLETE
DS92UT16
www.ti.com
Register Name
RBLA
RBLIE
RBCTL
Reserved
ERBD7
ERBD6
ERBD5
ERBD4
ERBD3
ERBD2
ERBD1
ERBD0
RBHECC2
RBHECC1
RBHECC0
RBHECT2
RBHECT1
RBHECT0
RBBIPC2
RBBIPC1
RBBIPC0
RBBIPT2
RBBIPT1
RBBIPT0
RBPA
RBPIE
RBRA
RBRIE
RBU2DLBC
Unused
RBCDT
RBFDT
RBDSLKT
RBBEC2
RBBEC1
RBBEC0
Unused
Reserved
Reserved
Unused
Reserved
Reserved
Reserved
Reserved
Unused
Reserved
Address
0x62
0x63
0x64
0x65
0x66
0x67
0x68
0x69
0x6A
0x6B
0x6C
0x6D
0x6E
0x6F
0x70
0x71
0x72
0x73
0x74
0x75
0x76
0x77
0x78
0x79
0x7A
0x7B
0x7C
0x7D
0x7E
0x7F
0x80
0x81
0x82
0x83
0x84
0x85
0x86
0x87
0x88
0x89 to
0x96
0x97
0x98
0x99
0x9A
0x9B
0x9C
SNOS992E – JANUARY 2002 – REVISED APRIL 2013
Table 19. Register Map Summary^(1)(2)(3) (continued)
Software
Lock
N
N
Y
Reset
Value
0x00
0x00
0x01
Section and Description
18.42 Receive Port B Local Alarms
18.43 Receive Port B Local Interrupt Enables
18.44 Receive Port B Control
N
0x00 18.45 ECC Receive Buffer B 7
N
0x00 18.45 ECC Receive Buffer B 6
N
0x00 18.45 ECC Receive Buffer B 5
N
0x00 18.45 ECC Receive Buffer B 4
N
0x00 18.45 ECC Receive Buffer B 3
N
0x00 18.45 ECC Receive Buffer B 2
N
0x00 18.45 ECC Receive Buffer B 1
N
0x00 18.45 ECC Receive Buffer B 0
N
0x00 18.46 Receive Port B HEC Count 2
N
0x00 18.46 Receive Port B HEC Count 1
N
0x00 18.46 Receive Port B HEC Count 0
N
0xFF 18.47 Receive Port B HEC Threshold 2
N
0xFF 18.47 Receive Port B HEC Threshold 1
N
0xFF 18.47 Receive Port B HEC Threshold 0
N
0x00 18.48 Receive Port B BIP Count 2
N
0x00 18.48 Receive Port B BIP Count 1
N
0x00 18.48 Receive Port B BIP Count 0
N
0xFF 18.49 Receive Port B BIP Threshold 2
N
0xFF 18.49 Receive Port B BIP Threshold 1
N
0xFF 18.49 Receive Port B BIP Threshold 0
N
0x00 18.50 Receive Port B Performance Alarms
N
0x00 18.51 Receive Port B Performance Interrupt Enables
N
0x0D 18.52 Receive Port B Remote Alarms
N
0x00 18.53 Receive Port B Remote Interrupt Enables
N
0x00 18.54 Receive Port B ATM Up2Down Loopback Cell Count
Y
0x78 18.55 Receive Port B Cell Delineation Thresholds
Y
0x78 18.56 Receive Port B Frame Delineation Thresholds
Y
0x88 18.57 Receive Port B Descrambler Lock Thresholds
N
0x00 18.58 Receive Port Bit Error Count 2
N
0x00 18.58 Receive Port Bit Error Count 1
N
0x00 18.58 Receive Port Bit Error Count 0
Copyright © 2002–2013, Texas Instruments Incorporated
Product Folder Links: DS92UT16
Submit Documentation Feedback
51